Qn 1 (a) Schematics of the non-inverting Schmitt trigger buffer is presented in the left side of below figure. Resistance of MOSFETs are inversely proportional with their aspect ratio i.e. W/L, thus the first two inverters needs to have increasing order in terms of aspect ratio. The feedback inverter needs to have the smallest possible $\mathrm{k}=\mathrm{k}$ ' $\mathrm{W} / \mathrm{L}$ for higher performance. Therefore, the resulting aspect ratios can be seen in the right side of below figure.


Some alternative solutions:


(b)


When the clock is low, pMOS on the left top is on and nMOS on the bottom connected to CLK is off. Thus, the input of the inverter on the right is high, and the output is $f(a, b, c)=0$, when the clock is low.

When the clock becomes high, then the pMOS controlled via the clock turns off and the nMOS controlled via the clock turns on. Consequently, the input of the inverter becomes $g(a, b, c)=\overline{c+a \bar{b}}$ as shown in above figure. Hence, the output is $f(a, b, c)=\overline{g(a, b, c)}=$ $c+a \bar{b}$.
The (stable) feedback transistor is there to provide input to the inverter in case all other input paths are open, i.e., when $\mathrm{f}=1$.
(c) This logic function can be implemented with 4 transistors, but any solution lower than 8 transistors (except CLK transistors) will get full mark.

Two nMOS transistors with coupled drains on the left implement XOR operation with passtransistors. nMOS controlled with $c$ perform AND operation with the XOR input at its source. Thus, the output is " $a$ XOR $b$ " provided that $c=1$. Low logic output is provided with the bottom nMOS, when $c=0$, and thus ouput is provided for all possible input logic values. Hence, $f(a, b, c)=(a X O R b) c$.

[30\%]

## Assessor's comments:

The question was well answered. Many provided inverting Schmitt trigger designs instead of non-inverting in part (a), and mistakenly found the function complement in part (b), while some did not include the clock signal. In the last part a common mistake was the use of input configurations with high impedance output.

Qn 2. (a) The aspect ratios are calculated to ensure $k_{p}=k_{n}$

(b) During a single period of duration $T=1 / f$, the inverter charges the load capacitor $C$ to $V_{d d}$ and discharges it back to zero, consuming twice the energy stored on it. Thus, the energy consumed during one period is

$$
\Rightarrow \quad E=C V_{d d}^{2}
$$

The power consumed by the inverter is then given by

$$
\begin{align*}
& \Rightarrow \quad P=\frac{C V_{d d}^{2}}{T}=C V_{d d}^{2} f \\
& P=C V_{D D}^{2} f=\left(45 \times 10^{-15} F\right)(5 \mathrm{~V})^{2}\left(4.1 \times 10^{9} \mathrm{~Hz}\right)=4.61 \mathrm{~mW}
\end{align*}
$$

(c)

- $C_{P}=17.7 \mathrm{fF}$
- $C_{i n}=11.8 \mathrm{fF}$
- $C_{T}=29.5 \mathrm{fF}$
$C_{P}=2 \cdot(1 \mu m) C_{g d n}+(1 \mu m) C_{d b n}+2 \cdot(3 \mu m) C_{g d p}+(3 \mu m) C_{d b p}=17.7 \mathrm{fF}$ Multiplication by 2 due to Miller Effect

$$
\begin{gathered}
C_{i n}=(1 \mu m) \cdot C_{g d n}+(1 \mu m) \cdot C_{g s n}+(3 \mu m) \cdot C_{g d p}+(3 \mu m) \cdot C_{g s p}=11.8 \mathrm{fF} \\
C_{T}=C_{p}+C_{i n}=29.5 \mathrm{fF}
\end{gathered}
$$

(No points deducted for not including Miller Effect.)
(d) $t_{p L H}$ is defined as the time it takes for the inverter output to get from low logic.

For the sake of simplicity, assume that the transistor is always in the saturation mode. The average channel (pMOS source-drain) resistance, $R_{p}$, is calculated as
$R_{p}=\frac{V_{d d}}{I_{p, s a t}}$, where $I_{p, s a t}=\frac{1}{2} k_{p}\left(V_{d d}-\left|V_{T p}\right|\right)^{2}$ is the saturation current.
The output voltage transition described by

$$
V_{\text {out }}(t)=\left(1-e^{-\frac{t}{R_{p} C_{t}}}\right) V_{d d}
$$

where we have assumed that the input inversion was made at $t=0$. Hence, the time for $V_{\text {out }}$ to reach $V_{i n v}=\frac{V_{d d}}{2}$ is given by

$$
\begin{gathered}
t_{p L H} \approx \ln (2) R_{p} C_{T}=0.7 \frac{C_{T} V_{d d}}{\frac{k_{P}}{2}\left(V_{d d}-\left|V_{T p}\right|\right)^{2}} \approx \frac{C_{T} V_{d d}}{k_{P}\left(V_{d d}-\left|V_{T p}\right|\right)^{2}} \approx \frac{C_{T}}{k_{P} V_{d d}} \\
t_{p L H} \approx \frac{C_{T} V_{D D}}{k_{P}\left(V_{D D}-\left|V_{T p}\right|\right)^{2}} \approx 26 p s
\end{gathered}
$$

## Assessor's comments:

Popular question very well answered. Most were able to size the transistors and calculate the power. Some had difficulty in finding the intrinsic capacitances, while many attempted to calculate the low-to-high propagation delay by considering both linear and saturation regions instead of the simplifying assumption of using only the saturation region. There were several very good answers.
3. (a) Both CPLDs and FPGAs are based on logic blocks and programmable interconnects. However, CPLD's logic blocks contain multiple macrocells (typically 4 to 20) which provide product term arrays. FPGA’s logic blocks are made of logic elements (LEs), which consist of lookup tables (LUTs), registers, etc. Compared to macrocells they are much more configurable and provide several extra features to improve performance and minimize wasted logic resources. For example, the LUT is key to the creation of product functions out of combinational logic in a FPGA. The LUT replaces the product term array found in CPLDs. FPGAs use 4 or more-input LUTs to create complicated functions.
(b) Any number of 5-variable functions can be implemented by using two 4-LUTs. For example, if we cascade the two 4-LUTs by connecting the output of one 4-LUT to an input of the other, then we can realize any function of the form

$$
\begin{aligned}
& f=f_{1}\left(x_{0}, x_{1}, x_{2}, x_{3}\right)+x_{4} \\
& f=f_{1}\left(x_{0}, x_{1}, x_{2}, x_{3}\right) \cdot x_{4} .
\end{aligned}
$$

(c) (i)

(ii) Using the expression that defines the 4-to-1 multiplexer :

$$
f=\overline{s_{1}} \overline{s_{0}} x_{0}+\overline{s_{1}} s_{0} x_{1}+s_{1} \overline{s_{0}} x_{2}+s_{1} s_{0} x_{3}
$$

one can write : $g=\overline{s_{1}} \overline{s_{0}} x_{0}+\overline{s_{1}} s_{0} x_{1}$ and $h=s_{1} \overline{s_{0}} x_{2}+s_{1} s_{0} x_{3}$

(d) Two LUTs can be used instead of 3. E.g. the first LUT decides between $x_{0}$ and $x_{1}$, and the second LUT between $x_{2}$ and $x_{3}$, but in this case information on $S_{0}$ must be passed from the first LUT to the second LUT, i.e. term $S_{0} S_{1}$

$$
\begin{gathered}
k=\overline{s_{1}} \overline{s_{0}} x_{0}+\overline{s_{1}} s_{0} x_{1}+s_{1} s_{0} \\
f=\overline{s_{1}} k+s_{1} \bar{k} x_{2}+s_{1} k x_{3} \\
=\overline{s_{1}} \overline{s_{0}} x_{0}+\overline{s_{1}} s_{0} x_{1}+s_{1} \overline{s_{0}} x_{2}+s_{1} s_{0} x_{3}
\end{gathered}
$$


[20\%]

## Assessor's comments:

In this question almost everyone found reasonably straightforward LUT logic implementation. Most missed key differences between CPLDs and FPGAs, and hardly anyone could find the minimum number of LUTs in part (d).
4. (a) EPROM and EEPROM are non-volatile memories, i.e. can retrieve stored information even after having been turned off and back on. This is the opposite of SRAM (volatile memory) which needs constant power to prevent data from being erased. EPROMs can be reprogrammed by using UV light, in comparison to EEPROMs, which can be electrically reprogrammed.
(b) (i) It is a Mealy configuration. The output depends on both present state (y) and primary inputs (x). This can be seen from the FSM output, i.e. the PROCESS ( $\mathrm{y}, \mathrm{x}$ ) block in the VHDL code.
(ii) It is a sequence detector that produces $\mathrm{z}=1$ when the previous two values of x were 00 or 11 ; otherwise $\mathrm{z}=0$.


|  | Present <br> state | Next state <br> for $\mathrm{Q}_{1} \mathrm{Q}_{2}$ | Output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $Q_{1} Q_{2}$ | $x=0$ | $x=1$ | $x=0$ | $x=1$ |
| A | 00 | 01 | 11 | 0 | 0 |
| B | 01 | 01 | 11 | 1 | 0 |
| C | 11 | 01 | 11 | 0 | 1 |
|  | 10 | -- | -- | - | - |

(iii)

$\mathrm{D}_{1}=x$

| 1 | 1 |
| :---: | :---: |
| 1 | 1 |
| 1 | 1 |
| x | x |

$\mathrm{D}_{2}=1$

| 0 | 0 |
| :---: | :---: |
| 1 | 0 |
| 0 | 1 |
| x | x |

Output $=\bar{x} \overline{Q_{1}} Q_{2}+x Q_{1}$

## Assessor's comments:

2018 - Part IIA Module 3B2 - Integrated Digital Electronics - v2

The most popular question, with high marks in general. Lots of people did not know how to compare various programming technologies. The VHDL question was answered very well by most although very few were able to describe its functionality.

