EGT3
ENGINEERING TRIPOS PART IIB

```
8 May 2017 9:30 to 11
```


## Module 4B21

## ANALOGUE INTEGRATED CIRCUITS

Answer not more than three questions.

All questions carry the same number of marks.

The approximate percentage of marks allocated to each part of a question is indicated in the right margin.

Write your candidate number not your name on the cover sheet.

STATIONERY REQUIREMENTS
Single-sided script paper

SPECIAL REQUIREMENTS TO BE SUPPLIED FOR THIS EXAM<br>CUED approved calculator allowed<br>Engineering Data Book<br>Attachment: Values of constants and relevant formulae

## 10 minutes reading time is allowed for this paper

You may not start to read the questions printed on the subsequent pages of this question paper until instructed to do so.

## Version AN/04

1 (a) Explain what is meant by an ideal voltage source and an ideal current source. [10\%]
(b) Sketch the hybrid- $\pi$ and T-equivalent circuits for a common-base amplifier. [20\%]
(c) Shown in Fig. 1 are two common-base amplifiers, driven by (a) an ideal voltage source and (b) an ideal current source, respectively.
(i) Assuming that each circuit has been properly biased, and that the biasing networks, although not indicated in Fig. 1, do not affect the small-signal analysis, calculate the output resistance, $r_{\text {out }}$ for circuits (a) and (b), using the following data: $r_{\pi}=1 \mathrm{k} \Omega, r_{o}=100 \mathrm{k} \Omega$, and $\beta=100 .[50 \%$ ]
(ii) Comment on the physical implications of the results for $r_{\text {out }}$ for the two configurations.
[20\%]


Fig. 1

## Version AN/04

2 (a) With the aid of a device schematic, describe the main sources of capacitances, and their typical values, that influence high frequency performance for a transistor fabricated in one-micron technology.
(b) Show that the transistor's unity gain frequency $\left(\omega_{T}\right)$ can be approximated as $\omega_{T}=g_{m} /\left(C_{g s}+C_{g d}\right)$, where $g_{m}$ is the transconductance, and $C_{g s}, C_{g d}$ the gate-source and gate-drain capacitances, respectively. Sketch the simplified equivalent circuit used in your calculation. [20\%]
(c) Consider an integrated circuit common-source amplifier with the following parameters: $g_{m}=1.25 \mathrm{~mA} / \mathrm{V}, C_{g s}=20 \mathrm{pF}, C_{g d}=5 \mathrm{pF}, C_{L}=25 \mathrm{pF}$, and effective source and load resistances, $R_{s}=10 \mathrm{k} \Omega$ and $R_{L}=10 \mathrm{k} \Omega$.
(i) Estimate the 3 dB frequency $f_{H}$ of the circuit.
(ii) What is the gain-bandwidth product?
(iii) Describe two ways of trading the dc gain for bandwidth.

## Version AN/04

3 (a) What is a multi-stage amplifier?
(b) State five functions that the different stages provide in a multi-stage amplifier. [20\%]
(c) In the multi-stage amplifier shown in Fig. 2, fabricated using $0.8-\mu m$ technology, calculate:
(i) $I_{D},\left|V_{O V}\right|, V_{G S}, g_{m}$ and $r_{o}$ for each transistor in circuit.

Tabulate your values.
(ii) The dc open-loop voltage gain.
(iii) The input common-mode range.
(iv) The output voltage range.

The circuit has the following parameter values:

| Transistor | $Q_{1}$ | $Q_{2}$ | $Q_{3}$ | $Q_{4}$ | $Q_{5}$ | $Q_{6}$ | $Q_{7}$ | $Q_{8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Aspect <br> ratio, $W / L$ | $20 / 0.8$ | $20 / 0.8$ | $5 / 0.8$ | $5 / 0.8$ | $40 / 0.8$ | $10 / 0.8$ | $40 / 0.8$ | $40 / 0.8$ |

$I_{R E F}=90 \mu \mathrm{~A}, V_{t n}=0.7 \mathrm{~V}, V_{t p}=-0.8 \mathrm{~V}, \mu_{n} C_{o x}=160 \mu \mathrm{~A} / \mathrm{V}^{2}, \mu_{p} C_{o x}=160 \mu \mathrm{~A} / \mathrm{V}^{2}, V_{A}$ $=10 \mathrm{~V}, V_{D D}=V_{S S}=2.5 \mathrm{~V}$

Version AN/04


Fig. 2

## Version AN/04

4 (a) Give a short account of the approaches available for implementation of integrated Digital to Analogue Converters (DACs). Your account should refer to designs based on current and charge scaling, and should draw attention to performance limitations that arise from the use of integrated architectures. Use diagrams where these clarify your explanations, but note that complete DAC schematics are not expected. [40\%]
(b) Figure 3 shows a simplified circuit for a four-bit charge-scaling DAC in which the array of capacitors, whose values are all multiples of a standard capacitance $C$, is split into two separate sections coupled by an attenuation capacitor $C_{\mathrm{A}}$. The switches are implemented as transistors, each being controlled by a corresponding input signal. Signals $D_{0}$ to $D_{3}$ represent a binary input data word; $D_{3}$ is the most significant bit. When any data input bit is set to 1 , the corresponding switch couples the capacitor controlled by it to the voltage reference $V_{\text {REF }}$.
(i) What is the purpose of the switches labelled Reset in Fig. 3? Describe the nature of the signals needed to control their state.
[10\%]
(ii) For the 4-bit converter shown in Fig. 3, the output voltage observed when $D_{3}$ is set to logic 1 , and $D_{0}, D_{1}$ and $D_{2}$ are set to logic 0 , is exactly $V_{\text {REF }} / 2$. By applying charge balance considerations, determine the correct value for the attenuation capacitor $C_{\mathrm{A}}$ in terms of $C$ for this to be so. [20\%]
(iii) With the value of $C_{\mathrm{A}}$ determined in (ii) above, find (in terms of $V_{\mathrm{REF}}$ ) the output voltage observed when $D_{1}$ is set to logic 1 and all other data inputs are logic 0 .
(iv) State, with reasons, any advantages that might arise from the use of a split-
array
kind. architecture
[10\%]

## Version AN/04

(v) What factors limit the precision that can be achieved in a design of this kind, and how can these be addressed in a practical implementation?


Fig. 3

## Version AN/04

5 (a) Name three sources of noise that are commonly found in integrated circuit components.
[20\%]
(b) Sketch the small signal equivalent circuit of a field effect transistor indicating the various noise sources, along with their descriptions, and its output noise voltage power spectral density.
[20\%]
(c) Assuming that the MOSFET is connected to a low impedance signal source and a load $R_{L}=1 \mathrm{k} \Omega$, what is its equivalent input noise at high enough frequencies where $1 / f$ noise is negligible? Assume $g_{m}=1.25 \mathrm{~mA} / \mathrm{V}$ and a voltage gain, $A_{V}=200$ that is reasonably flat over a broad range of frequencies.
(d) What is meant by the noise figure of an amplifier?
(e) Three amplifiers $\mathrm{A}, \mathrm{B}$ and C to be connected in cascade have the following noise figures (NF): $\mathrm{NF}_{\mathrm{A}}=1.7, \mathrm{NF}_{\mathrm{B}}=2.0$ and $\mathrm{NF}_{\mathrm{C}}=4.0$. Taking into consideration the order in which the amplifiers must be connected, what is the lowest overall noise figure attainable? [20\%]

## END OF PAPER

## Version AN/04

## FORMULA SHEET

Bipolar Junction Transistors:

$$
\begin{array}{rlc}
i_{C}=\alpha i_{E} & i_{C}=\beta i_{B} & i_{B}=(1-\alpha) i_{E} \\
= & \alpha=\frac{\beta}{\beta+1} & \mathrm{q}=1.6 \times 10^{-19} \mathrm{couls}, \quad i_{T}=(+1) i_{B} \\
g_{m}=\frac{I_{C}}{V_{T}} & r_{\pi}=\frac{V_{T}}{I_{B}} & r_{e}=\frac{V_{T}}{I_{E}} \\
r_{o}=\frac{V_{A}}{I_{C}}
\end{array}
$$

MOSFETs:

$$
\begin{array}{lrl}
i_{D}=K\left[2\left(v_{G S}-V_{t}\right) v_{D S}-v_{D S}^{2}\right] ; & i_{D}=K\left(v_{G S}-V_{t}\right)^{2}=\frac{k^{\prime}}{2}\left(\frac{W}{L}\right)\left(v_{G S}-V_{t}\right)^{2} \\
K=\frac{1}{2} \mu C_{o x}\left(\frac{W}{L}\right) k^{\prime}=\mu C_{o x} & g_{m}=2 K\left(v_{G S}-V_{t}\right) & r_{o}=\frac{\left|V_{A}\right|}{I_{D}}
\end{array}
$$

Differential Amplifiers:

$$
v_{o}=A_{d} v_{d}+A_{c m} v_{c m}
$$

$$
A_{c m}=\frac{v_{o}}{v_{c m}} \text { or } \quad A_{c m}=\frac{\Delta R_{D}}{2 R}
$$

BJT small signal operation: $\quad i_{C 1} \approx \frac{\alpha I}{2}+\frac{\alpha I}{2 V_{T}} \frac{v_{d}}{2}$

$$
\begin{array}{r}
C M R R=20 \log \left|A_{d} / A_{c m}\right| \\
A_{d}=\frac{v_{o}}{v_{d}}=g_{m} R_{D} \text { or } A_{d}=\frac{\Sigma R_{C}}{\sum R_{E}}
\end{array}
$$

$$
i_{C 2} \approx \frac{\alpha I}{2}-\frac{\alpha I}{2 V_{T}} \frac{v_{d}}{2}
$$

Version AN /04

$$
R_{i d}=2(\beta+1)\left(r_{e}+R_{E}\right) \quad R_{E}=\text { emitter resistance }
$$

FET small signal operation: $\quad i_{D 1} \approx \frac{I}{2}+\left(\frac{I}{V_{G S}-V_{t}}\right) \frac{v_{i d}}{2} \quad i_{D 2} \approx \frac{I}{2}-\left(\frac{I}{V_{G S}-V_{t}}\right) \frac{v_{i d}}{2}$
Millers Theorem:

$$
C_{e q}=C_{b r i d g e}(1-K) \quad K \equiv \frac{V_{2}}{V_{1}}
$$

2016-2017 4B21 NUMERICAL ANSWERS
Question 1 (c) (i) (a) $100 \mathrm{k} \Omega$ (b) $10.1 \mathrm{M} \Omega$
Question 2 (c) (i) 181.9 kHz (ii) 2.3 MHz
Question 3 (c) (i) Values of $I_{D},\left|V_{o v}\right|, V_{G S}, g_{m}$ and $r_{o}$

|  | Q 1 | Q 2 | Q 3 | Q 4 | Q 5 | Q 6 | Q 7 | Q 8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{D}}(\mu \mathrm{A})$ | 45 | 45 | 45 | 45 | 90 | 90 | 90 | 90 |
| $\mathrm{~V}_{\mathrm{ov}}(\mathrm{V})$ | 0.3 | 0.3 | 0.3 | 0.3 | 0.3 | 0.3 | 0.3 | 0.3 |
| $\mathrm{~V}_{\mathrm{GS}}(\mathrm{V})$ | 1.1 | 1.1 | 1 | 1 | 1.1 | 1.1 | 1.1 | 1.1 |
| $\mathrm{~g}_{\mathrm{m}}(\mathrm{mA} / \mathrm{V})$ | 0.3 | 0.3 | 0.3 | 0.3 | 0.6 | 0.6 | 0.6 | 0.6 |
| $\mathrm{r}_{\mathrm{o}}(\mathrm{k} \Omega)$ | 222 | 222 | 222 | 222 | 111 | 111 | 111 | 111 |

(ii) $1109 \mathrm{~V} / \mathrm{V}$ (iii) 1.1 V (iv) -2.2 V to +2.2 V

Question 4 (b) (ii) 4C/3 (iii) $V_{\text {REF }} / 8$
Question 5 (c) $8 \mathrm{nV} / \mathrm{VHz}$ (e) 2.475

Page 2 of 2

