## Qn 1.

## (a) Main reasons for popularity of CMOS:

- Gate inputs are effectively open-circuit, very high impedance, easy to drive
- Power supply current for static/low frequency apps is very low, ideal for batterypowered portable devices
- Very good noise immunity, $\sim 0.4$ Vdd for inverter both low and high states (not quite so high for multi-input gates)
- Fully restored logic levels VDD and 0V
- Can operate over wide range of supply voltages
- Creates little electrical noise
- Easily integrated with linear circuitry for complex mixed-signal designs


## Main disadvantages:

- Not as fast as GaAs or some forms of bipolar
- Comparatively sensitive to static breakdown
- Liable to destructive latch-up as compound doped layers form thyristor-like structures
(b) As all devices are operating in non-saturation, we can write for $I_{2}$ in $T_{2}$ :

$$
I_{2}=\frac{k^{\prime}}{2} \frac{W}{L_{2}}\left[2\left(V_{G S 2}-V_{T}\right) V_{D S 2}-V_{D S 2}^{2}\right]
$$

Hence $I_{2} \frac{2 L_{2}}{k^{\prime} W}=\left[2\left(V_{G S 2}-V_{T}\right) V_{D S 2}-V_{D S 2}^{2}\right]$
(1)

Similarly for I1 in T1

$$
I_{1} \frac{2 L 1}{k^{\prime} W}=\left[2\left(V_{G S}-V_{T}\right) V_{D 1 S}-V_{D 1 S}^{2}\right]
$$


(2)

Note that: $\quad V_{G S 2}=V_{G S}-V_{D 1 S}$ and $\quad V_{D S 2}=V_{D S}-V_{D 1 S}$; substitute (2) into (1)

$$
\begin{aligned}
& I_{2} \frac{2 L_{2}}{k^{\prime} W}=\left[2\left(V_{G S}-V_{D 1 S}-V_{T}\right)\left(V_{D S}-V_{D 1 S}\right)-\left(V_{D S}-V_{D 1 S}\right)^{2}\right] \\
& =\left[2\left(V_{G S}-V_{T}\right) V_{D S}-2\left(V_{G S}-V_{T}\right) V_{D 1 S}-2 V_{D 1 S} V_{D S}+2 V_{D 1 S}^{2}+V_{D S}^{2}+2 V_{D S} V_{D 1 S}+V_{D 1 S}^{2}\right] \\
& =\left[\left(2\left(V_{G S}-V_{T}\right) V_{D S}+V_{D S}^{2}\right)-\left(2\left(V_{G S}-V_{T}\right) V_{D 1 S}-V_{D 1 S}^{2}\right)\right]
\end{aligned}
$$

By inspection, the second term inside the [] square brackets is equivalent to the RHS of
(2). So substituting:

$$
I_{2} \frac{2 L_{2}}{k^{\prime} W}=\left[2\left(V_{G S}-V_{T}\right) V_{D S}+V_{D S}^{2}\right]-I_{1} \frac{2 L_{1}}{k^{\prime} W}
$$

But by Kirchhoff $I_{2}=I_{1}=I$, say. Hence,

$$
\begin{aligned}
& \frac{2 I\left(L_{1}+L_{2}\right)}{k^{\prime} W}=\left[2\left(V_{G S}-V_{T}\right) V_{D S}+V_{D S}^{2}\right], \text { which gives } \\
& I=\frac{k^{\prime}}{2} \frac{W}{L_{1}+L_{2}}\left[2\left(V_{G S}-V_{T}\right) V_{D S}+V_{D S}^{2}\right]
\end{aligned}
$$

By inspection, this is the current that would flow in a single device $T$ of width $W$ and length $L_{2}+L_{1}$, and whose electrode voltages are $V_{\mathrm{GS}}, V_{\mathrm{DS}}$ as shown.
(c) The NAND gate with shorted inputs contains two parallel-connected p-type devices of aspect ratio $4 / 1$, and two series-connected n-channel devices of aspect ratio $8 / 1$. The parallel devices are equivalent to a single p-channel device of aspect ratio $(4+4)$ / 1 or $8 / 1$. The n-type devices are governed by the relation derived in part (b).
From (b), the equivalent circuit for the n-type devices is:


For the p-type, $\quad k_{p}=\frac{k_{p}^{\prime} W}{L}=\frac{(4+4) \times 4}{1}=32 \mu \mathrm{~A} / \mathrm{V}^{2}$
(two parallel-connected devices)
Hence, by symmetry, $V_{\text {out }}=V_{\mathrm{DS}}=V_{\mathrm{DD}} / 2=1.5 \mathrm{~V}$, since for each transistor, $V_{\mathrm{DS}}>V_{\mathrm{GS}}-V_{\mathrm{T}}$, and $\left|V_{\mathrm{GS}}\right|$ is the same for the equivalent p - and n - devices.

Thus $I_{\mathrm{D}}=\frac{k_{n}}{2}\left(V_{G S}-V_{T}\right)^{2}=\frac{32}{2}(1.5-0.5)^{2}=16 \mu \mathrm{~A}$

This question comprised a descriptive section followed by straightforward application of the MOS equations to serial and parallel-connected devices, but the answers seen spanned a wide range. Most candidates knew some of the advantages and disadvantages of CMOS, but several overlooked key factors e.g. noise margins, static sensitivity, latch-up. The analysis based on the Schichmann-Hodges equations was not on the whole well done, but a number of candidates were able to complete it fully. Section (c) on the NAND gate was made easier by application of the result of section (b) to the series devices, but several candidates had difficulty dealing with the parallelconnected pair.

Qn 2 (a) In the conventional CMOS logic inverter, the low-to-high and high-to-low transitions occur at the same input voltages. In the Schmitt gate the phenomenon of HYSTERESIS is exhibited, where the L-H and H-L transitions occur at different input voltages.
The voltage transfer characteristic exhibits a hysteresis loop as shown in the Schmitt inverter characteristic.


- Vout makes its H-L transition when the rising input voltage exceeds
- Vout makes its L-H transition when the falling input voltage drops below
- The condition $\mathrm{V}_{\mathrm{ID}}>\mathrm{V}_{\mathrm{IU}}$ must hold.
- $V_{\text {ID }}-V_{\text {IU }}$ is referred to as the hysteresis of the gate.
(b) If the input $V_{\text {IN }}$ exhibits noise, the hysteresis characteristic is helpful in cleaning up and conditioning the signal for digital processing. This may be used to advantage in line receiver applications. Because of the fast transition times in high speed digital systems, and the intrinsic parasitic series inductance and parallel capacitance of a signal wire, the voltage pulse seen at the end of a long line might be as below (characteristic ringing).


The output of a simple inverter with switch level VID would exhibit additional spurious pulses.
Setting the switching level to VIU would not necessarily solve the problem as it might cause triggering on other noise events.
The output of a Schmitt inverter with thresholds VID, ViU, as described would alleviate this effect in a single step, as required.

The Schmitt inverter can also be used for converting non-digital signals (e.g. sine waves) to a digital pulse train.
(c) The circuit shown resembles a CMOS inverter in that it comprises a stack of two series-connected PMOS devices (PI, PO) and two series-connected NMOS devices (NI, NO), with the inputs common. The output is taken from the centre of the stack. As so far described the function would be that of a simple inverter. The provision of additional devices ( $\mathrm{NF}, \mathrm{PF}$ ) provides a form of positive feedback.
With VIN at ground, NI is cut off, hence no current path is available in the stack. However, PI is highly conductive (in the non-saturated mode), and its drain is therefore at a virtual $V_{D D}$ potential. Hence $V_{G S}$ for PO is sufficient to bring it into its nonsaturation region. There is thus a conductive pull-up to VDD, and since the drain current in the NMOS devices is zero, there is negligible voltage drop across PI and PO. Hence the output voltage is:
Voн = VdD

This would remain for $\mathrm{V}_{\text {IN }}$ between 0 V and $\mathrm{V}_{\text {TN }}$. By symmetry, if $\mathrm{V}_{\text {IN }}$ lay between $\mathrm{V}_{\text {dD }}$ and $V_{\text {DD }}-\left|V_{T P}\right|$, the output would lie at a low level, with conductive pull-down to 0 V such that:

$$
\mathrm{V}_{\mathrm{OL}}=0
$$

(d) The purpose of the circuit is functionally an inverter. Comparing the input circuitry with that of a standard inverter, we see the input drives 4 gate electrodes (cf 2 in the inverter proper). For unit current comparability, the W/L ratio for the Schmitt transistors (being in series) must be twice those of the standard inverter. Assuming both designs use the same L value, it follows that in the Schmitt gate there are twice as many transistors, each of twice the area, so that the previous stage must drive about 4 times the capacitance of an inverter of equivalent drive strength.
Increasing the size of the Schmitt transistors to increase the drive capability could increase the input capacitance to an unmanageable level.
Hence, if a CMOS Schmitt inverter with large current drive is required, it is best to use the smallest practicable transistors in the Schmitt stage itself, but to follow it with a further inverter (or pair of inverters to achieve the correct polarity).


Buffered Schmitt Inverter


Buffered Schmitt inverter with feedback

The dimensions of all devices in the buffers II and Io may each be made greater than those of the preceding gate to achieve still greater drive capacity. A figure of $3 \times$ is commonly used. Optionally, the feedback inverter If may be incorporated. This applies positive feedback to the input of the first stage, improving the transient response when the input is extremely noisy. IF must be made from transistors with lower current capability than Is, so that its output can always be overruled by the output of Is, Vsout. Typically their conductance might be $1 / 3$ of the corresponding parameter for PO, NO, and the structure is sometimes referred to as a 'trickle' inverter.

On the whole, this question was quite well done. Most candidates understood the basics of Schmitt trigger operation and could produce a labelled voltage transfer characteristic. The majority showed awareness of the use of the Schmitt trigger as a line receiver, but accounts differed widely in the amount of detail given. A number had difficulty determining the expected values of Vон and Vol. Rather few understood the need for buffering or how to apply it.
3. (a) The terms $0,2,16,18,24,26,28,30$ are put into list 1 in order of how many variable of ' 1 ' they contain.

## LIST 1

| 0 | 00000 | $\sqrt{ }$ |
| :--- | :--- | :--- |
| 2 | 00010 | $\sqrt{ }$ |
| 16 | 10000 | $\sqrt{ }$ |
| 18 | 10010 | $\sqrt{ }$ |
| 24 | 11000 | $\sqrt{ }$ |
| 26 | 11010 | $\sqrt{ }$ |
| 28 | 11100 | $\sqrt{ }$ |
| 30 | 11110 | $\sqrt{ }$ |

LIST2

| 0,2 | 000 x 0 | $\sqrt{ }$ |
| :--- | :--- | :--- |
| 0,16 | x 0000 | $\sqrt{ }$ |
| 2,18 | x 0010 | $\sqrt{ }$ |
| 16,18 | 100 x 0 | $\sqrt{ }$ |
| 16,24 | 1 x 000 | $\sqrt{ }$ |
| 18,26 | $1 \times 010$ | $\sqrt{ }$ |
| 24,26 | 110 x 0 | $\sqrt{ }$ |
| 24,28 | 11 x 00 | $\sqrt{ }$ |
| 26,30 | 11 x 10 | $\sqrt{ }$ |
| 28,30 | 111 x 0 | $\sqrt{ }$ |

LIST 3

| $0,2,16,18$ |  |  |
| :--- | :--- | :--- |
| $0,16,2,18$ |  |  |
| $16,18,24,26$ |  |  |
| $16,24,18,26$ |  |  |
| $24,26,28,30$ |  |  |
| $24,28,26,30$ | $11 x x 0$ | A B $\overline{\mathrm{E}}$ |

All the terms from lists 1 and 2 have combined according to $\mathrm{PQ}+\mathrm{P} \overline{\mathrm{Q}}=\mathrm{P}$. The list 3 contains all the Principal implicants (PIs) that can be put in a PI table.
$\overline{\mathrm{B}} \overline{\mathrm{C}} \overline{\mathrm{E}}$

A $\overline{\mathrm{C}} \overline{\mathrm{E}}$

A B $\overline{\mathrm{E}}$


Top and bottom PIs are essential. They also recognise all the original terms. So the simplest expression is $\overline{\mathrm{B}} \overline{\mathrm{C}} \overline{\mathrm{E}}+\mathrm{AB} \overline{\mathrm{E}}$ [40\%]
(b) The input C is used in three different paths. A dynamic hazard is possible.


There is a dynamic hazard as the output changes from 1 to 0 to 1 to 0 before it settles down after $5 \delta$.

The expression is $\mathrm{Z}=\left(\mathrm{AC}{ }^{\prime}+\mathrm{BC}\right)\left(\mathrm{A}^{\prime}+\mathrm{C}^{\prime}\right)=\mathrm{AA}^{\prime} \mathrm{C}^{\prime}+\mathrm{A}^{\prime} \mathrm{BC}+\mathrm{AC}{ }^{\prime}+\mathrm{BC} \mathrm{C}^{\prime}$. The last term gives the hazard. The expression is equivalent to $\mathrm{A}^{\prime} \mathrm{BC}+\mathrm{AC}^{\prime}=\left(\mathrm{A}^{\prime} \mathrm{B}\right) \mathrm{C}+\mathrm{AC}^{\prime}$



The minimal delay in the output when C changes from 0 to 1 for $\mathrm{A}=\mathrm{B}=1$ can be obtained as $2 \delta$. This is because G2 does not switch.
[20\%]

For better overall speed (when A and B also change, one can swap G2 and G5 given a total delay of 38 . From the time diagram one can see that the hazard is removed.

The question was very popular and very well answered. Not all the candidates were able to solve the dynamic hazard but almost all were able to draw timing diagram and spot it. It was very pleasing to see that most of the candidates were able to understand the tabular method and the occurrence of hazards which is related to different time delays in a series of gates.
4. (a) The control circuits connected to $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ are NMOS inverters.
$\mathrm{G}=0 \Rightarrow \mathrm{C}=1$
$\mathrm{G}=1 \Rightarrow \mathrm{C}=\mathbf{0}$


- If $\mathbf{G}_{\mathbf{1}}=\mathbf{1} \Rightarrow \mathrm{C}_{1}=0 \Rightarrow \mathrm{I} / \mathrm{O}_{2}$ is configured as input, $\mathrm{I} / \mathrm{O}_{2}=\mathrm{I}$. The input I is selected at the $\mathrm{M}_{1}$ multiplexer and becomes (or not) an input in the PAL function of the signal G2.
o $\mathbf{G}_{2}=\mathbf{1} \Rightarrow \mathrm{C}_{2}=0$, B3 is open circuit and therefore $O_{1}=\bar{X} \bar{Y}+\bar{X} Y+\bar{Y} X+X Y=1$
o $\mathbf{G}_{2}=\mathbf{1} \Rightarrow \mathrm{C}_{2}=1$ In this case the macro-cell behaves as a single output combinational circuit with 3 inputs X , Y, I. The logic function implemented is that of binary adder (with no carry):

$$
O_{1}=\bar{X} \bar{Y} I+\bar{X} \bar{I} Y+\bar{I} \bar{Y} X+X Y I=X \oplus Y \oplus I
$$

- If $\mathbf{G}_{\mathbf{1}}=\mathbf{0}$ and $\mathbf{G}_{\mathbf{2}}=\mathbf{1} \Rightarrow \mathrm{C}_{1}=1, \mathrm{C}_{2}=0$
$\mathrm{B}_{2}$ and $\mathrm{B}_{3}$ are inactive (open circuit) and $\mathrm{I} / \mathrm{O}_{2}=\mathrm{O}_{2}$.
The bistable is bypassed and the macro-cell behaves as a two output combinational network with two inputs.
$\left\{\begin{array}{l}O_{1}=\bar{X} \bar{Y}+\bar{X} Y+\bar{Y} X+X Y=1 \\ O_{2}=X Y\end{array}\right.$
- If $\mathbf{G}_{\mathbf{1}}=\mathbf{0}$ and $\mathbf{G}_{\mathbf{2}}=\mathbf{0} \Rightarrow \mathrm{C}_{1}=1, \mathrm{C}_{2}=1$
$B_{1}, B_{2}$ and $B_{3}$ are shortcircuits, $M_{1}$ and $M_{2}$ select the input " 1 ". The cell behaves as a MEALY sequential circuit (as the output depends on both the present state and the primary inputs). There are two outputs $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$. The inputs to the bistable JK are:

$$
\mathrm{J}=\mathrm{XY}
$$

$$
K=\bar{X} \bar{Y}
$$

(b) Using the JQ bistable equation and the reverse method we can work out $\mathrm{Q}^{+}$and the inputs to the bistable, J and K.
$Q+=\bar{Q} J+Q \bar{K}=\bar{Q} X Y+Q(X+Y)$
$O 1=X \oplus Y \oplus Q$

| XY | Q | Output O1 | Next state $\mathrm{Q}^{+}$ | JK |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 x |
| 00 | 1 | 1 | 0 | x 1 |
| 01 | 0 | 1 | 0 | 0x |
| 01 | 1 | 0 | 1 | x0 |
| 10 | 0 | 1 | 0 | 0 x |
| 10 | 1 | 0 | 1 | x 0 |
| 11 | 0 | 0 | 1 | 1 x |
| 11 | 1 | 1 | 1 | x 0 |

[30\%]
(c) This is a serial binary adder. The XY are the inputs Xi Yi (serially entered). Q is the Carry. $\mathrm{Q}+$ is the $\mathrm{C}+$ and O 1 is the output (the sum)


C = carry bit (present state)
$\mathrm{C}^{+}=$next carry bit (next state)

This question was attempted by 30 candidates and was answered to a good standard. The majority were able to identify different modes of operation for the macro-cell (state-machine and combinational). Few have been able to work out that as a statemachine this particular macro cell played the role of a sequential full adder.

