






Section A




Transforming the circuit, we get:





From the above, we get,




Then,





hence 
$$I = \frac{6-4}{4+3+R} = \frac{2}{7+R}$$

Q2



$$\text{Total impedance} = (6 + j12) + [(16 + j16) \parallel 8 \parallel (-j8)] \Omega$$

$$= 10.70 + j9.176 \Omega$$

$$= 14.09 \angle 40.61^\circ \Omega$$

$$\text{Supply current} = \frac{240 \angle 20^\circ}{14.09 \angle 40.61^\circ} = 17.033 \angle -20.61^\circ \text{ Amp.}$$


Q3

First part is bookwork.


$$V_{out} = -R_f \left( \frac{V_{in1}}{R_1} + \frac{V_{in2}}{R_2} + \frac{V_{in3}}{R_3} \right)$$

Rewrite the expression  $V_{out} = 50(4V_1 - V_2)$ .

Therefore, we can use a two stage design like the following:




For stage 1, we can use an inverting amplifier



$$V_{01} = -\frac{R_2}{R_1} V_1$$

Let us take  $R_1 \approx 10k$  (too low values are best avoided as source resistances are small or negligible. Hence,  $R_2 = 40k\Omega$

For second stage amplifier, we use the following summing amplifier:



We need,


$$V_{out} = -R_4 \left( \frac{V_{o1}}{R_3} + \frac{V_2}{R_3} \right).$$

$$V_{out} = -\frac{R_4}{R_3} (V_{o1} + V_2)$$


We need,  $\frac{R_4}{R_3} = 50$

If  $R_3$  is chosen at  $10k\Omega$ ,  $R_4 = 500k\Omega$


Full circuit,



Q4



Small signal model:



i) Input impedance:  $R_{in} = \frac{v_i}{i_i} = R_1$

ii) No load gain:  $v_{in} = v_{gs} + v_{out}$  — (1)

Also,  $v_{out} = g_m v_{gs} (R_2 \parallel r_{ds})$  — (2)

We need to eliminate  $v_{gs}$  to find gain.


From ②, we get,  $V_{gs} = \frac{V_{out}}{g_m (R_2 || r_d)}$

$$V_{in} = V_{out} + \frac{V_{out}}{g_m (R_2 || r_d)}$$

$$V_{in} = V_{out} \left( 1 + \frac{1}{g_m (R_2 || r_d)} \right)$$

$$\frac{V_{out}}{V_{in}} = \frac{g_m (R_2 || r_d)}{1 + g_m (R_2 || r_d)}$$

iii) Output impedance: Short circuit the input. Push a voltage at the output & find the current.



$$V_{gs} = -V_x$$

$$V_x = (g_m V_{gs} + i_x) (R_2 || r_d)$$

$$V_x = (i_x - V_x g_m) (R_2 || r_d)$$

$$V_x [1 + g_m (R_2 || r_d)] = i_x (R_2 || r_d)$$

$$v_x/i_x = \text{Output impedance} = \frac{(R_2 \parallel r_d)}{1 + g_m (R_2 \parallel r_d)}$$

Values:  $R_{in} = 10 \text{ M}\Omega$ .


$$A_{gain} = \frac{5 \times 10^{-3} (20\text{K} \parallel 20\text{K})}{1 + 5 \times 10^{-3} (20\text{K} \parallel 20\text{K})}$$
$$= 0.98$$

$$\text{Output impedance} = \frac{10\text{K}}{1 + 5 \times 10^{-3} \times 10\text{K}}$$
$$= 196 \Omega.$$

(b) This is a non-inverting source follower circuit. It has a high input impedance, low output impedance & a gain close to unity.

This is very useful as a pre-amplifier circuit, for example in a microphone where source impedance is very high & requires a buffer circuit to isolate & drive the lower impedance loads without causing large signal attenuation.

(c) The circuit with load looks like the following:



$$i = \frac{V}{196 + j2\pi f 25 \times 10^{-3}}$$

For the load current to drop at 70% the mid-band value, we get

$$196 = 2\pi \times 25 \times 10^{-3} f$$

$$f = 1247 \text{ Hz.}$$

5  
⑤ @ The turns ratio  $N = \text{voltage ratio} = \frac{240}{40} = 6:1$


Impedance is transferred across as  $\times N^2$ .

hence. load transferred to the H.V side

$$Z_L' = (8 + j4) \times 36 \\ = (288 + j144) \Omega$$

- ⑥  $R_t$  (or  $R_{t1}$ ) represents the series resistance of the windings.  
 $X_t$  (or  $X_{t1}$ ) represents leakage flux across the transformer.  
 $R_0$  represents hysteresis & eddy current loss in the core (iron loss)  
 $X_0$  represents inductance on windings on core.

⑦ Simplified equivalent circuit



For open circuit test: ignore  $X_t$  &  $R_t$ .

Given,  $V_{\text{primary}} = 240\text{V}$ ,  $I_{\text{primary}} = 0.1\text{A}$ ,  $P = 10\text{W}$ .

$$R_0 = \frac{V^2}{P} = \frac{(240)^2}{10} = 5760 \Omega.$$

$$X_0 = \frac{V^2}{Q} \quad Q^2 = (VI)^2 - P^2 = (240 \times 0.1)^2 - (10)^2 = 476.$$

$$Q = 21.87 \text{ VAR}$$

$$\text{Therefore, } X_0 = \frac{(240)^2}{21.87} = 2640 \Omega$$

For short circuit test, ignore  $R_0$  &  $X_0$ .

Given,  $V_{\text{primary}} = 45\text{V}$ ,  $I_{\text{primary}} = 2\text{A}$ ,  $P = 20\text{W}$ .


$$R_t = \frac{P}{I^2} = \frac{20}{2^2} = 5 \Omega$$

$$X_t = \frac{Q}{I^2}, \quad \text{Also, } Q^2 = (VI)^2 - P^2 \\ = (45 \times 2)^2 - (20)^2 \\ = 7700$$


$$Q = 87.75 \text{ VAR}$$

$$X_t = \frac{87.75}{2} = 43.87 \Omega$$

When the load is connected & referred to the high voltage side,



Simplified:



$$i = \frac{240}{348 \angle 32.67} = 0.69 \angle -32.67^\circ \text{ Amp.}$$

For load & series components

$$P = V i \cos \phi = 240 \times 0.69 \times \cos(32.67^\circ) = 139.4 \text{ W}$$

$$Q = V i \sin \phi = 240 \times 0.69 \times \sin(32.67^\circ) = 89.39 \text{ VAR}$$

$$\text{Total Power } P = \frac{(240)^2}{5760} + 139.4 = 10 + 139.4 = 149.4 \text{ W}$$

$$\text{Total } Q = \frac{(240)^2}{2640} + 89.39 = 111.2 \text{ VAR}$$

$$\text{Total current} \Rightarrow (VI)^2 = P^2 + Q^2$$

$$(240 \times I)^2 = (149.4)^2 + (111.2)^2$$

$$I = 0.776 \text{ Amp.}$$

$$\text{Therefore, power factor} = \frac{P}{VI} = \frac{149.4}{240 \times 0.776} = 0.802 \text{ lag.}$$

e) We need a capacitor to generate the total Q i.e. 111.2 VAR to change the power factor to unity.


$$\frac{V^2}{\frac{1}{\omega C}} = 111.2 = V^2 \omega C = (240)^2 2\pi \times 50 C$$

$$C = 6.14 \mu\text{F}$$

**Section B**  
6 (short)


Section B.

b.  $F = B \cdot \bar{C} \cdot \bar{D} + A \cdot D + A \cdot \bar{B} \cdot \bar{C} \cdot \bar{D} + \bar{A} \cdot \bar{B} \cdot D$



Simplest SOP  $F = B \cdot \bar{C} \cdot \bar{D} + A \cdot D + \bar{B} \cdot D$

(b)




If  $A=B=1$  and  $C=0$ ,  
changing  $D$  from  $0 \rightarrow 1$   
or  $1 \rightarrow 0$

should not have an effect  
according to the Boolean expression  
(i.e.  $F$  should be 1)  
However races in the circuit  
may mean that  $F$  temporarily  
drops to 0 before returning to 1

This is known as a static 1-hazard.

(c) Fixe by adding an extra term to the SOP expression:



So  $F = B \cdot \bar{C} \cdot \bar{D} + A \cdot D + \bar{B} \cdot D + A \cdot B \cdot \bar{C}$

7 (short)

| C    | A=00  | 01    | 11    | 10    |
|------|-------|-------|-------|-------|
| B=00 | 00001 | 00001 | 00001 | 00001 |
| 01   | 00000 | 00001 | 00011 | 00010 |
| 11   | 00000 | 00001 | 11011 | 01000 |
| 10   | 00000 | 00001 | 01001 | 00100 |

| C <sub>4</sub> | A=00 | 01 | 11 | 10 |
|----------------|------|----|----|----|
| B=00           | 0    | 0  | 0  | 0  |
| 01             | 0    | 0  | 0  | 0  |
| 11             | 0    | 0  | 1  | 0  |
| 10             | 0    | 0  | 0  | 0  |

| C <sub>3</sub> | A=00 | 01 | 11 | 10 |
|----------------|------|----|----|----|
| B=00           | 0    | 0  | 0  | 0  |
| 01             | 0    | 0  | 0  | 0  |
| 11             | 0    | 0  | 1  | 1  |
| 10             | 0    | 0  | 1  | 0  |

| C <sub>2</sub> | A=00 | 01 | 11 | 10 |
|----------------|------|----|----|----|
| B=00           | 0    | 0  | 0  | 0  |
| 01             | 0    | 0  | 0  | 0  |
| 11             | 0    | 0  | 0  | 0  |
| 10             | 0    | 0  | 0  | 1  |

| C <sub>1</sub> | A=00 | 01 | 11 | 10 |
|----------------|------|----|----|----|
| B=00           | 0    | 0  | 0  | 0  |
| 01             | 0    | 0  | 1  | 1  |
| 11             | 0    | 0  | 1  | 0  |
| 10             | 0    | 0  | 0  | 0  |

| C <sub>0</sub> | A=00 | 01 | 11 | 10 |
|----------------|------|----|----|----|
| B=00           | 1    | 1  | 1  | 1  |
| 01             | 0    | 1  | 1  | 0  |
| 11             | 0    | 1  | 1  | 0  |
| 10             | 0    | 1  | 1  | 0  |

$$C_4 = A_1 A_0 B_1 B_0,$$

$$C_3 = A_1 A_0 B_1 + A_1 B_1 B_0$$

$$C_2 = A_1 \overline{A_0} B_1 \overline{B_0}$$

$$C_1 = A_1 A_0 B_0 + A_1 \overline{B_1} B_0$$

$$C_0 = A_0 + \overline{B_1} \overline{B_0}$$

$$C_4 = \overline{\overline{A_1 A_0 B_1 B_0}}$$

$$C_3 = \overline{\overline{A_1 A_0 B_1} \cdot \overline{A_1 B_1 B_0}}$$

$$C_2 = \overline{\overline{A_1 A_0 B_1} \overline{B_0}}$$

$$C_1 = \overline{\overline{A_1 A_0 B_0} \cdot \overline{A_1 B_1 B_0}}$$

$$C_0 = \overline{\overline{A_0} \cdot \overline{B_1 B_0}}$$

## 8 (short)

(a) The working register holds the data the PIC is working on at the current time (a bit like the memory on a simple calculator).

The STATUS register stores the results of the previous calculation (the carry, zero and half-carry flags) as well as power down, time out and register bank information.

The TRISIO register holds the information as to (and is used to set) which particular bits in the GPIO register are inputs and which are outputs.

```

main  movlw 0x31; moves 0x31 into W ~1
      movwf FSR; moves (address) 0x31 into ~1
      FSR (to set up indirect addressing) ~2
      call sr; calls subroutine labelled sr
      decf FSR; decrements FSR (now ~1
      pointing to 0x30)
      call sr; calls subroutine ~2
end    sleep; ends programme ~1
.....
sr     rrf INDF; rotates right FSR contents ~1
      (effectively ÷2)
      movlw 0x10; move 0x10 into W ~1
      addwf INDF; add 10 to contents of FSR ~1
      (i.e.  $\frac{\text{original no.}}{2} + 16$  (decimal))
      return; return to main programme ~2

```

(b) contents of 0x30 =  $\frac{20}{2} + 16 = 26$  (0x1A)  
 " " 0x31 =  $\frac{50}{2} + 16 = 41$  (0x29)  
 " " W = 16 (0x10) as last time it is changed is in the 2nd call of the subroutine

(ii) main programme 8 cycles  
 subroutine 5 cycles.

subroutine called twice

⇒ total run time = 8 + (2 × 5) cycles

Clock = 20MHz = 18 × 50ns  
 ⇒ 1 cycle = 1 period =  $\frac{1}{20 \times 10^6}$  = 50ns = 0.9 μs or 900ns.

9 (long)

(a)

Synchronous: uses single clock for all sequential logic elements, circuit operates at clock speed

Asynchronous: outputs from various stage clock other stage, speed of operation depends on circuit delays

Synchronous logic is much easier to design for large circuits but is slower (uses more power) than asynchronous.

(b)

i)

| Current | Next  | $J_A$ | $K_A$ | $J_B$ | $K_B$ | $J_C$ | $K_C$ |
|---------|-------|-------|-------|-------|-------|-------|-------|
| A C B A | C B A |       |       |       |       |       |       |
| 0 0 0   | 0 0 1 | 0     | X     | 0     | X     | 1     | X     |
| 0 0 1   | 0 1 0 | 0     | X     | 1     | X     | X     | 1     |
| 0 1 0   | 0 1 1 | 0     | X     | X     | 0     | 1     | X     |
| 0 1 1   | 1 0 0 | 1     | X     | X     | 1     | X     | 1     |
| 1 0 0   | 1 0 1 | X     | 0     | 0     | X     | 1     | X     |
| 1 0 1   | 0 0 0 | X     | 1     | 0     | X     | X     | 1     |
| 1 1 0   | 0 0 0 | X     | 1     | X     | 1     | 0     | X     |
| 1 1 1   | 0 0 0 | X     | 1     | X     | 1     | X     | 1     |

$J_A$

|     |   |   |   |   |
|-----|---|---|---|---|
|     | B |   |   |   |
| A=0 | 1 | 1 | 0 | 1 |
| A=1 | X | X | X | X |

C

$J_B$

|   |   |   |   |
|---|---|---|---|
| 0 | X | X | 0 |
| 1 | X | X | 0 |

$J_C$

|   |   |   |   |
|---|---|---|---|
| 0 | 0 | X | X |
| 0 | 1 | X | X |

$K_A$

|   |   |   |   |
|---|---|---|---|
| X | X | X | X |
| 1 | 1 | 1 | 1 |

$K_B$

|   |   |   |   |
|---|---|---|---|
| X | 0 | 1 | X |
| X | 1 | 1 | X |

$K_C$

|   |   |   |   |
|---|---|---|---|
| X | X | 1 | 0 |
| X | X | 1 | 1 |

For NOR map 0's


$$\overline{J}_A = BC \Rightarrow J_A = \overline{\overline{B+C}} \quad K_A = 1$$

$$\overline{J}_B = \overline{A+C} \quad J_B = \overline{A+C} \quad \overline{K}_B = \overline{A \cdot C} \quad K_B = \overline{\overline{A+C}}$$

$$\overline{J}_C = \overline{A+B} \quad J_C = \overline{A+B} \quad \overline{K}_C = \overline{A \cdot B} \quad K_C = \overline{\overline{A+B}}$$

Assuming  $\overline{A}, \overline{B}, \overline{C}$  available  $\rightarrow$  5 NORs +  
2 inverters (2 NOR)

iii) Circuit



iv) MAP 1's from K-MAP.

$$J_A = \overline{B+C}, \quad K_A = 1$$


$$J_B = \overline{A+C}, \quad K_B = A+C$$

$$J_C = A \cdot B, \quad K_C = A+B$$


2 AND, 3 OR (5 total) vs 7 NOR

(c) In case of conversion of D flip flop to JK flip flop we have to use J and K as the external inputs and D as the input of actual flip flop. J,K and  $Q_n$  makes eight possible combinations. Express D in terms of J, K and  $Q_n$ . The conversion table, K-Maps and logic diagram for the conversion of D flip flop into JK flip flop is shown below:

| J-K Input |   | Outputs |           | D Input |
|-----------|---|---------|-----------|---------|
| J         | K | $Q_n$   | $Q_{n+1}$ |         |
| 0         | 0 | 0       | 0         | 0       |
| 0         | 0 | 1       | 1         | 1       |
| 0         | 1 | 0       | 0         | 0       |
| 0         | 1 | 1       | 0         | 0       |
| 1         | 0 | 0       | 1         | 1       |
| 1         | 0 | 1       | 1         | 1       |
| 1         | 1 | 0       | 1         | 1       |
| 1         | 1 | 1       | 0         | 0       |




$$D = J\bar{Q}_n + \bar{K}Q_n$$



**SECTION C**

10 (short)

(a) The stored electrostatic energy is doubled.



Stored electrostatic energy is given as:

$$W = \frac{1}{2} \frac{Q^2}{C}$$

$$C = \epsilon_0 \frac{A}{d}$$

$$W = \frac{1}{2} \frac{dQ^2}{\epsilon_0 A}$$

$$\Delta W = \frac{1}{2} \frac{2dQ^2}{\epsilon_0 A} - \frac{1}{2} \frac{dQ^2}{\epsilon_0 A} = \frac{1}{2} \frac{dQ^2}{\epsilon_0 A}$$

(b)

$$F = \frac{1}{2} V^2 \frac{\partial C}{\partial x}$$

$$F = \frac{1}{2} \left(\frac{Q}{C}\right)^2 \frac{\partial C}{\partial d}$$

$$F = -\frac{Q^2}{2\epsilon_0 A}$$

11 (short) The current flowing in the core wire will be distributed on its outer surface and thus no current inside the wire. The current flowing in the coaxial cylinder will be distributed on its inner surface.

For  $0 \leq r < R_1$ ,

According to Ampere's law,

$I=0$ , thus  $B=0$ ;

For  $R_1 \leq r < R_2$ ,


According to Ampere's law,

$$B = \frac{\mu_0 \mu_r I}{2\pi r};$$

For  $R_2 \leq r \leq R_3$ ,

Again, total  $I=0$ , thus  $B=0$

12 (long)



(a) According to Gauss's law,

Electric field:

$$E = \frac{Q}{4\pi\epsilon_0 R^2}$$

When  $R_2 \leq r$ ,

Total charge equals to 0, and thus  $E=0$ , and  $V=0$ .

When  $R_1 \leq r < R_2$ ,

Total charge equals to  $-Q$ , and thus:

$$E = \frac{-Q}{4\pi\epsilon_0 r^2}$$

When  $r < R_1$ ,

Total charge equals to 0, and thus  $E=0$ , and  $V=0$ .

Thus, electric potential at  $R_2$  with respect to earth is:

$$V = \int_{R_2}^{\infty} E dx = 0$$

(b) Electric potential at  $R_1$  with respect to earth is:

$$V = \int_{R_2}^{\infty} E_1 dx + \int_{R_1}^{R_2} E_2 dx$$

$$V = \int_{R_1}^{R_2} \frac{-Q}{4\pi\epsilon_0 r^2} dr$$

$$V = \frac{Q(R_1 - R_2)}{4\pi\epsilon_0 R_1 R_2}$$

(c) When  $R_2 \leq r$ ,

Total charge equals to  $Q_1 + Q_2$ ,

$$E = \frac{(Q_1 + Q_2)}{4\pi\epsilon_0 r^2}$$

When  $R_1 \leq r < R_2$ ,

Total charge equals to  $Q_1$ , and thus:

$$E = \frac{Q_1}{4\pi\epsilon_0 r^2}$$

When  $r < R_1$ ,

Total charge equals to 0, and thus  $E = 0$ , and  $V = 0$ .

Thus, electric potential at  $R_2$  with respect to earth is:

$$V = \int_{R_2}^{\infty} E dx = \int_{R_2}^{\infty} \frac{(Q_1 + Q_2)}{4\pi\epsilon_0 r^2} dr$$

$$V = \frac{(Q_1 + Q_2)}{4\pi\epsilon_0 R_2}$$

Also, electric potential at  $R_1$  with respect to earth is:

$$V = \int_{R_2}^{\infty} E_1 dx + \int_{R_1}^{R_2} E_2 dx$$

$$V = \int_{R_2}^{\infty} \frac{(Q_1 + Q_2)}{4\pi\epsilon_0 r^2} dr + \int_{R_1}^{R_2} \frac{Q_1}{4\pi\epsilon_0 r^2} dr$$

$$V = \frac{(Q_1 + Q_2)}{4\pi\epsilon_0 R_2} + \frac{Q_1(R_2 - R_1)}{4\pi\epsilon_0 R_1 R_2}$$

$$= \frac{Q_1 R_2 + Q_2 R_1}{4\pi\epsilon_0 R_1 R_2}$$