

Note analysis more difficult using current loops, but is an alternative method

Apply KVL:

$$i_{1}(R_{1} + j\omega L) = i_{3}R_{5} + i_{2}R_{2} \qquad (1)$$

$$i_{1}R_{3} = i_{3} \cdot \frac{1}{j\omega}C \qquad (2)$$

$$i_3(R_5 + \frac{1}{i\omega c}) = R_4(i_2 - i_3)$$
 (3)

 $i_3 = j\omega cR_3 \cdot i_1$ from (2)

subst. into (17 and (3)

$$(i) \rightarrow (R_1 + j\omega L - j\omega CR_3 R_5) = i_2 R_2 \qquad (4)$$


$$(1) \rightarrow \qquad \qquad i_1 \left( R_1 + j\omega L - j\omega C R_3 R_5 \right) = i_2 R_2 \qquad (4)$$

$$(3) \rightarrow \qquad \qquad i_1 \left( R_5 + R_4 + L_1 \right) \cdot j\omega C R_3 = i_2 R_4 \qquad (5)$$

divide and x multiply (4) x(5) to get jwc Rz R3 ( R5 + R4 + 1 ) = R4 (R,+jwL-jwRy

equating real and imaginary parts gives

2.



(a) The current in the circuit is given by:

$$\widetilde{I} = \frac{\widetilde{E}}{\widetilde{Z}_1 + \widetilde{Z}_2} = \frac{\widetilde{E}}{Z_1 \cos \theta + \mathbf{j} Z_1 \sin \theta + Z_2 \cos \phi + \mathbf{j} Z_2 \sin \phi}$$

Hence 
$$|\widetilde{I}| = \frac{E}{\left(\left(Z_1 \cos\theta + Z_2 \cos\phi\right)^2 + \left(Z_1 \sin\theta + Z_2 \sin\phi\right)^2\right)^{\frac{1}{2}}}$$

Average Power P is given by  $P = I^2 R = I^2 \operatorname{Re}(Z_2) = I^2 Z_2 \cos \varphi$ 

Hence 
$$P = \frac{E^2 Z_2 \cos \varphi}{Z_1^2 + Z_2^2 + 2Z_1 Z_2 (\cos \theta \cos \varphi + \sin \theta \sin \varphi)}$$
$$= \frac{E^2 Z_2 \cos \varphi}{Z_1^2 + Z_2^2 + 2Z_1 Z_2 \cos(\theta - \varphi)}$$

Note that there is no factor of ½ here, because rms values are always used in electrical power problems.

(b) To find the maximum power as a function of  $Z_2$ , differentiate P with respect to  $Z_2$  and set equal to zero.

Thus 
$$\frac{dP}{dZ_2} = E^2 \left( \frac{\cos \varphi}{X} - \frac{Z_2 \cos \varphi}{X^2} \left( 2Z_2 + 2Z_1 \cos (\theta - \varphi) \right) \right) = 0$$

where 
$$X = Z_1^2 + Z_2^2 + 2Z_1Z_2 \cos(\theta - \varphi)$$

Hence 
$$(Z_1^2 + Z_2^2 + 2Z_1Z_2\cos(\theta - \phi))\cos\phi - Z_2\cos\phi(2Z_2 + 2Z_1\cos(\theta - \phi)) = 0$$

and thus: 
$$(Z_1^2 - Z_2^2)\cos\varphi = 0$$
 giving  $Z_1 = Z_2$ .

Note that if  $\varphi = \pi/2$  there is also a turning point. This actually corresponds to a minimum in P as a function of  $\varphi$ . Physically, this is because if  $\varphi = \pi/2$ , the load impedance is purely reactive and the average load power must as a result be zero.


3. First part - standard book work.

Given  $V_1 = 10 \text{mV}$ ,  $V_2 = 50 \text{mV}$ , both  $R_s = 70 \text{m}$ . Required output  $V_{\text{out}} = 200 \text{V}_1 - 40 \text{V}_2$ .

We can write Vout as follows:

 $V_{out} = 40 \left(5 \chi - \nu_2\right)$ 

This form for Vout suggests we need two amplifiers, configured as follows:



For amplifier (a) we use an inverting amplifier


$$v_{1} = -\frac{R_{1}}{R_{1}} \cdot v_{1} = -5v_{1}$$

Need R2/R1 = 5

Source resistance  $R_s = 20$  so read  $R_1 >> 20$  so choose  $R_1 = 10$  kN, giving  $R_2 = 50$  kN.


# 3/ (cont)

For amplifier (b) we need a summing amplifier with gain -40.



We require  $R_f/R_1 = R_f/R_2' = 40$ . Again,  $R_s$  for  $V_z = 200$ , so choose  $R_1 = R_2' = 10RN$ . This gives  $R_f = 400RN$ .

Final circuit:



Maximum output voltage in

| Vout | = 2001VII + 401Vel = 4 Volts.

i. Need a power supply voltage > 4 Volts.

4 (a) Small signal circuit can be drawn as:


$$\frac{V_{\text{out}}}{rd//Rs} = gm Vgs$$

$$Vi = Vgs + Vout$$


$$gm = 4 \times 10^{-3}$$
,  $Fd = 10^{3}$ ,  $R_s = 4.7 \times 10^{3}$ 

$$\frac{V_{out}}{V_{in}} = 0.93$$

For Rout we s/c input, apply signal at output. Equivalent circuit becomes



by the noise source of. Use superposition, with  $\gamma_i$  s/c. Equivalent circuit:



from (1),(2) 
$$V_0 = \frac{V_N}{TL\left(\frac{1}{Td} + \frac{1}{R_s} + g_M\right)}$$

$$\frac{1}{V_N} \left( \frac{1}{V_N} + \frac{1}{V_N} + \frac{1}{V_N} + \frac{1}{V_N} \right)$$

### 5. Main points:

- In combinational logic, the state of the outputs is governed only by the present state of the inputs.
- In sequential logic, the state of the outputs is affected not only by the present state of the inputs, but also by their previous states
- Sequential logic typically contains bistables or memory elements in which 'states' or 'results' can be stored.
- Sequential logic can often be created by rearranging the connections to combinational logic in such a way as to cause *feedback*.

#### Construct a truth table ..

Input			Output		Outpu				
D	С	В	А	Y	D	С	В	Α	Y
0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	1	0	0	1	1
0	0	1	0	0	1	0	1	0	1
0	0	1	1	0	1	0	1	1	1
0	1	0	0	0	1	1	0	0	1
0	1	0	1	0	1	1	0	1	1
0	1	1	0	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	• 0

#### .. and map the expression:-

<b>BA</b> DC	00	01	11	10
00	ドッ 101	101	101	0)
01	<u></u>	0,	1	$\bigcap$ 1
11		1		
10	(1)	1	1	

For the NAND solution, encircle groups of 1s (or 0s), as shown, to deduce the minimum number of terms. Considering the 1s we get the expression:-

 $Y = D.\overline{C} + D.\overline{B} + D.\overline{A} + \overline{D}.C.B$  which satisfies the requirements,

Note that no attempt has yet been made to eliminate static hazards. This can then be simplified:-

$$Y = D.(\overline{C} + \overline{B} + \overline{A}) + D.C.B$$
 and rewritten using De Morgan:-

 $Y = \overline{D.\overline{C}} \cdot \overline{D.\overline{B}} \cdot \overline{D.\overline{A}} \cdot \overline{\overline{D.C.B}}$ , using two, three and four input NANDs.

For the NOR solution, we considering the encircled 0s (to get  $\overline{Y}$ ), and apply De Morgan to the result:-

$$\overline{Y} = \overline{C}.\overline{D} + \overline{B}.\overline{D} + A.B.C.D = (\overline{D+C}) + (\overline{B+D}) + (\overline{\overline{A}+\overline{B}+\overline{C}+\overline{D}})$$


Hence we get:-

$$Y = \overline{D + C} + \overline{B + D} + \overline{\overline{A} + \overline{B} + \overline{C} + \overline{D}}$$
, using two, three and four-input NOR gates.

Static hazards can be detected in the Karnaugh map by identifying regions which touch but do not intersect. They can be overcome by summing additional product terms which intersect the touching region or regions. In the present case, the additional term  $C.B.\overline{A}$  can be incorporated to counter the static hazard arising from touching terms  $\overline{D}.C.B$  and  $D.\overline{A}$ .

The Karnaugh map technique is effective for minimising Sum of Product expressions, provided:-

- both 1s and 0s are considered when drawing loops;
- only a single output is required.



There is no simple way of identifying the economies that might arise if more than one output is to be generated, some of which may be able to share common terms. Also, it may be possible to find a more economical solution using fewer *packages* in ways not directly deduced from the map - for example, cells which are adjacent along a diagonal are related by the XOR of two input variables; use of an XOR gate can thus offer possible economies.

#### 6 (a) The six states are:-

Initial state. No U=1 has been received, i.e. U=0 repeatedly

A single U=1 has been received 001

A 2nd occurrence of U=1 has been received 010


 $^{\star}$ A 3rd occurrence of U=1 has been received forming the triple; output Y=1 111

Since the triple or the last U=1 following it, U=0 has been received Since the triple or the last U=1 following it, U=1 has been received 110

101

 $^{\star}$ Since the triple an even number of 0s has been received, output Y=1 111

## \* Both definitions for the state 111 hold at different times.



Note that each state has two arrows leaving it, one corresponding to U=0, the other to U=1.

(c)

Pr	Present state			Nex	t sta	ate			Requ	ired 3	J-K in	puts	
U	А	В	С	А	В	С	Y	$J_{ m A}$	K <sub>A</sub>	J <sub>B</sub>	К <sub>В</sub>	$J_{C}$	К <sub>С</sub>
0	0	0	0	0	0	0	0	0	Х	0	Х	0	X
1	0	0	0	0	0	1	0	0	Х	0	Х	1	X
0	0	0	1	0	0	0	0	0	Х	0	Х	Х	1
1	0	0	1	0	1	0	0	0	Х	1	Х	Х	1
0	0	1	0	0	0	0	0	0	X	X	1	0	X
1	0	1	0	1	1	1	0	1	Х	Х	0	1	Х
0	1	1	1	1	1	0	1	Х	0	X	0	Х	1
1	1	1	1	1	0	1	1	Х	0	Х	1	Х	0
0	1	1	0	1	1	1	0	X	0	X	0	1	Х
1	1	1	0	1	0	1	0	Х	0	X	1	1	Х
0	1	0	1	1	1	0	0	Х	0	1	Х	Х	0
1	1	0	1	1	0	1	0	Х	0	0	X	Х	0

 $J_{\mbox{\footnotesize{B}}}$  and  $K_{\mbox{\footnotesize{B}}}$ 

BC UA	00	01	11	10
00	0	0	Х	Х
01	Х	1	Х	Х
 11	Х	0	Х	Х
10	0	1	Х	Х


BC UA	00	01	11	10
00	Х	Х	Х	1
01	Х	Х	0	0
11	Х	Х	1	1
10	Х	Х	Х	Х

Hence

$$J_{R} = A\overline{U} + \overline{A}UC$$


$$K_R = \overline{A}\overline{U} + AU$$


(d) First and foremost, this is a clocked synchronous system, so there should be no risk of static hazards on these grounds alone. Moreover, there are no abutting loops evident in these Karnaugh maps.



With this arrangement, at the moment the power is switched on, C is discharged, applying logic LOW to the three CLR inputs. C will charge to approximately 63% of the supply voltage  $V_{\rm CC}$  after an interval RC seconds, and will continue to rise towards  $V_{\rm CC}$ . Until this happens, the three bistables will be held in the cleared state with output Q=0. After the charge-up period, the CLR pins return HIGH and the Q outputs are free to change under influence of J, K and CLK.







A shift register is an assembly of D-type bistable devices in which the Q output of each stage is connected to the D input of the next stage. All clock inputs are driven simultaneously so that at each clock pulse, data contained in the register is 'shifted' one place.

The leftmost input may be driven with a series of ones and noughts at Din, synchronised to the clock. These will be presented in sequence at the successive Q outputs as the clock is toggled. This gives a means of converting serial data to parallel.

To convert parallel data to serial form, a means is required for parallel loading binary data into the bistable elements independent of the clock. This can be done by use of the Preset (PR) and Clear (CLR) inputs, controlled by NAND gates driven with a Load signal. When Load is taken to logic HIGH, signal I1 will cause the Preset and Clear signals to drive the Q output in the corresponding bistable 1 to the same state (as I1).

The rest of the signals I2, I3, ... control their corresponding bistables in a similar way. **Load** is then taken to logic LOW, so setting all Preset and Clear signals to logic HIGH (so they cannot affect the Q outputs), and the clock signal is pulsed. Data appears at Q4 as each clock pulse is applied, in reverse order, i.e. I4, I3, I2, I1. Q4 may thus be regarded as a *Serial Out* terminal. If eight stages (1-8) are concatenated in a similar way, an 8-bit parallel input (I1-I8) can be converted to serial data (at Q8), the data arriving in the sequence: I8, I7, I6, .. I1.

J-K bistables may be used instead. The Q output of each stage is taken to the following J, and Qbar to the following K. An inverter may be needed for the first stage.

7 (b). Twos complement representation is based on the idea that "adding the twos complement of a number" is equivalent to subtracting that number. In this system, negative numbers are indicated by binary numbers with the MSB set to 1; positive numbers have the MSB set to 0.

It is important in information processing because it means computers can add and subtract using the same hardware.

The largest positive 8-bit number is

 $0111 \ 1111 = 127_{10}$ 

The largest negative (most negative) number is

 $1000\ 0000 = -128_{10}$ 

Using the method of successively dividing by 2 and tabulating the remainders we have:-


2	47 <sub>10</sub>	= 0010	0 11112
2	23 r 1		
2	11 r 1		
2	5 r 1		
2	2 r 1		
2	1 r 0		
	0 r 1		

2	+89 <sub>10</sub>	= 0101 1001 <sub>2</sub>
2	44 r 1	To get -89 <sub>10</sub>
2	22 r 0	Form 2s complement
2	11 r 0	Negate each bit
2	5 r 1	= 1010 0110
2	2 r 1	Then add 1
2	1 r 0	1010 0110
2	0 r 1	+0000 0001
		$1010\ 0111 = -89_{10}$

$$\begin{array}{rrrrr} 0010 & 1111 & = & 47_{10} \\ 1010 & 0111 & = & -89_{10} \\ 0100 & 0100 & = & 68_{10} \\ \hline (1)0001 & 1010 & = & +26_{10} \end{array}$$


NB: this operation may give a result with fewer than 8 bits shown; leading zeros have been added where appropriate.

(c)



A Schmitt trigger is a form of comparator for which the reference level (at which switching happens) depends upon whether the input is rising or falling. This can be achieved by applying a small amount of positive feedback between the output of the device and its input.

The difference between the two switching levels is known as the *hysteresis*.



The diagram shows a typical input and output for a Schmitt trigger fed with a slowly changing, noisy signal. The Schmitt hysteresis ensures that only one transition occurs at the output as  $V_{\rm IN}$  passes through the switching level, provided the superimposed noise is less in amplitude than the hysteresis.

Such slowly varying, noisy signals cannot safely be applied to logic gate inputs without spurious switching being observed. Logic gates with inbuilt hysteresis are available for such situations, e.g. Schmitt inverter 7414, etc.


8 (a). In microprocessors, memory-mapped I/O refers to the methods by which the programmer can control input and output of data between external devices and the microprocessor. In memory-mapped I/O, the external devices are connected via the data, address and control bus. Appropriate decoding of the address bus is arranged so that the devices appear as memory locations, data being transferred into the microprocessor by means of memory READ (or LOAD) instructions, and from the microprocessor to the device(s) by means of WRITE (or STORE) instructions.

Hence in the 6800, the basic instructions are:-

The address used must resolved to the port address defined for the device.

Other instructions may be used, provided their addressing modes are consistent. Thus: ADD A could be used to ADD the data input from the device to the value currently held in the accumulator A.


(b) Use register ACC A to load and manipulate the signal, as recommended. Use register ACC B to load and test the switches (bits 0 & 1). A repeating loop is required to inspect the switches and manipulate the data.



Note that alternative solutions exist, and that these would be expected to require different instruction sequences and hence different execution times. For example, a logical instruction ANDB or a compare instruction CMPB might alternatively be used to identify the state of the switches.

Arithmetic results must remain correctly within 8 bits if the values output are not to be in error. Since the output may swing between decimal -128 and +127, and since a multiply by two may be required, the input codes must lie within the range -64 to +63. These correspond to voltages of -0.64 and +0.635.

Time taken for program to execute = 
$$31 \times \frac{1}{8 \times 10^6} s$$
. Hence number of samples/s =  $\frac{8 \times 10^6}{31}$  = 258,000.



from Gauss haw, flux in = flux out

$$\varepsilon_{r_2} \varepsilon_2 = \varepsilon_{r_1} \varepsilon_1$$

$$\vdots \quad 5 \varepsilon_2 = 3 \varepsilon_1$$

: 
$$E_1 = \frac{5}{3}E_2$$
 also oil xio x  $E_1 + 0.3 \times 10^3 E_1 = 1000$   
(for where dwp = held x 14 charest)

quest law

$$Q = D_2 = 5.880440^2, 2.1740^6$$
 $= CV = C.1000$ 
 $= C = 96 \text{ nfm}^2$ 

Assumptions: -. no edge effects re all flor lines parallel · no our gap between paper or dietalus e paper considered a conduction

4) For force on fator, use virtual work: !-

A P (pressure = force | unbrane)

Evening shored, 
$$E = y_2 c_0 2$$
 $\frac{1}{\sqrt{2}}$ 
 $\frac{1$ 

PEX = 
$$12\sqrt{2}$$
 &c

P=  $12\sqrt{2}$  &c

Toc

1 downed.

$$Cholal = \left(\frac{1}{Cain} + \frac{1}{C}\right)^{-1} = C\left(\frac{C}{Cain} + 1\right)^{-1}$$


with Cani large (ie: 
$$\delta x$$
 is small) Chokai  $\simeq C(1-C/Cai)$ 

with 
$$SC = C - Chot = \frac{C^2}{60} = \frac{C^2}{60}$$

with 
$$V = 10^3 \text{ V}$$

$$C = 96 \text{ nF/m}^2$$

$$6 = 8.854 \text{ NO}^2 \text{ F/m}$$



Apply to b cordilors, whose Pt. of DV appears between them.

:. total 
$$E(r) = \frac{Q}{2\pi R \epsilon_0} + \frac{Q}{2\pi (d-R) \epsilon_0}$$
 where  $\epsilon = -dV$ 

$$V = -\frac{Q}{2\pi G} \left[ \ln \left[ \frac{r}{d-R} \right] \right]^{r} = -\frac{Q}{2\pi G} \left[ \ln \left( \frac{r}{(d-r)} - \ln \frac{dr}{dl^{2}} \right) \right]$$

$$cool Q = \frac{2}{2\pi} C$$

$$2\pi R H = I \qquad \text{ord} \quad B = \mu_0 H$$

$$\therefore B = \frac{\mu_0 T}{2\pi R}$$

B(R) = 
$$\frac{H_0 I}{2\pi R} + \frac{H_0 I}{2\pi (d-R)}$$
 includes
both \$\frac{1}{2m} \text{ both \$\frac{1}{2m}\$}

both by Superpos=.

Flux linked | with length = 
$$\frac{46\overline{1}}{2\pi}$$
 |  $\frac{1}{12} + \frac{1}{(d-2)} dR = 0$ 


$$= \frac{46\overline{1}}{2\pi} \left[ \ln \frac{d-r}{r} - \ln \frac{r}{d-r} \right] = \frac{46\overline{1}}{\pi} \ln \left( \frac{d-r}{r} \right)$$

Since = 
$$\phi = LI$$
 :  $L = \frac{flo}{H} \ln \left( \frac{d-r}{r} \right)$ 

o neglect end effects in wine a long Apprinatus: -- no flor coupled within conduction width

$$L = \frac{10}{11} \ln \left(\frac{d-r}{r}\right), C = \frac{1160}{\ln \left(\frac{d-r}{r}\right)}$$

$$\therefore LC = \frac{1}{14060} = 3100 \text{ m/s} = C \in \text{pad of light}.$$



	2 2
1300	H.: FRU = -1, I L 800 = -1, I HONZA FOR
•	H.: F FOL = -1/2 I 2 FOR = -1/2 I MONZA FOR (4/Mr +9 + >1)2
	$\frac{1}{(0.20) \times 10^{3}} = \frac{1.25}{10.20}$ $\frac{1.25}{(0.20) \times 10^{3}}$
	14:28× 1153 ) 3
	D. 5161. into b) 15 find b= 0:25 T (linear)
	WIL I = 1.2A
	BA but will some @ 1.67 for I2104
	1.67
	1'67 : here will only go up by
	112 FE
·	
· · · · · · · · · · · · · · · · · · ·	
~	
	·