

1(b)

(i) LS-TTL drives CMOS

$$N_{MH} = V_{OHls-ttl} - V_{IHcmos} = 2.5 - 3.5 = -1.0 \text{ V}$$

$$N_{ML} = V_{ILcmos} - V_{OLls-ttl} = 1.0 - 0.4 = 0.6 \text{ V}$$

(ii) CMOS drives LS-TTL

$$N_{MH} = V_{OHcmos} - V_{IHls-ttl} = 4.9 - 2.0 = 2.9 \text{ V}$$

$$N_{ML} = V_{ILls-ttl} - V_{OLcmos} = 0.7 - 0.1 = 0.6 \text{ V}$$

(c) CMOS  $\rightarrow$  BiCMOS would give the following margins:

$$N_{MH} = V_{OHcmos} - V_{IHbicmos} = 4.9 - 3.5 = 2.9 \text{ V}$$

$$N_{ML} = V_{ILbicmos} - V_{OLcmos} = 1.0 - 0.1 = 0.6 \text{ V}$$

BiCMOS  $\rightarrow$  CMOS

$$NM_H = V_{OHbicmos} - V_{IHcmos} = 4.3 - 3.5 = 0.8 \text{ V}$$

$$NM_L = V_{ILcmos} - V_{OLbicmos} = 1.0 - 0.7 = 0.3 \text{ V}$$

3.

If  $G_1 = 1$ ,,  $O_1 = \overline{X} + \overline{Y}$

$$\begin{cases} \text{If } G_1 = 0 \text{ and } G_2 = 1 \\ O_1 = \overline{X} + \overline{Y} \\ O_2 = XY \end{cases}$$

If  $G_1 = 0$  and  $G_2 = 0$

$$\begin{cases} T = \overline{Q}XY \\ Q^+ = Q\overline{T} + \overline{Q}T = Q(Q + \overline{XY}) + \overline{Q}XY = Q + \overline{Q}XY = Q + XY \\ O_1 = \overline{X} + \overline{Y} \\ O_2 = Q \end{cases}$$

4

$$J = AB$$

$$K = \overline{A} \cdot \overline{B}$$

$$Q^+ = \overline{Q}J + \overline{Q}\overline{K} = \overline{Q}AB + Q(A + B)$$

$$Z_i = A \oplus B \oplus Q$$