

2004  
14B6 Q1

4B6

(i) Single crystal silicon

Field effect transistor

The thermally grown  $\text{SiO}_2$


gate insulator has excellent

properties. The carrier mobility

in the single crystal silicon channel is high. As a result the device

performance is good as transistor dimensions can be scaled down as the technology becomes available to obtain further increase

in performance. This is the preferred technology for everything except logic.



(ii) Polycrystalline silicon thin

film FET.


In this case vapour deposited

poly Si is used for both

the channel and the source

and drain regions ( $n^+$  doped)

The transistor is built upon



a  $\text{SiO}_2$  layer which can be deposited on a relatively cheap substrate for driving liquid crystal displays.

Poly Si TFT performs well than similar dimensions built MOSFET because of reduced channel mobility, increased gate dielectric thickness, and leakage current. But they have the necessary properties for driving the decoding circuitry as well as the pixels in LCD display applications.

(iii) Amorphous Si thin film

transistors are typically

constructed by first


depositing the gate at

building the transistor

on top. The carrier mobility

is less than that achieved for Poly TFT but the fabrication

process is relatively low temperature and low cost. Good for displays.




2004 4/6 Q1 continued.

1.2.2004 \*


b) Fabrication process for a-Si TFT

deposit gate electrode metal  
and pattern gates and drive  
busce.




deposit  $Si_3N_4/a-Si/n^+a-Si$

in sequence to form the gate  
material, the channel and  
the contact metal, respectively




apply photoresist, pattern  
and etch to form islands


for isolated individual transistors.



deposit and pattern the  $n^+a-Si$ :  
source drain contacts and drain lines.



pattern the pixel electrode putting  
a reflective metal light shield  
above the transistor and deposit  
a polyimide Icd alignment layer



c) New developments in Poly-Si:

transistor deposited using fewer high  
temperature processes are leading to a

indium tin oxide  
transparent drive  
electrode.

wide range of applications including Computer Lcd displays  
and System on glass technology. A-Si TFT do not offer  
the high device switching speed but are the lower cost  
technology at least at present. Poly TFT will be used  
for smart card, integrated MEMS as an increasing wide  
range of applications.


2004

4B6 Q2


- a) When a negative voltage is applied to the metal with respect to the gate then the holes are bent in the semiconductor which is depletion of carrier (conduction band electrons) to a depth  $w$  into the semiconductor.

electron energy  
distance

metal | insulator | semiconductor



Inversion occurs when a larger voltage (d.c.) is applied to the metal and holes are induced at the interface.



- b) If the semiconductor is depleted to a depth  $x_0$  and the applied voltage is made more negative the depth increases by  $\delta x$

$$\left| \text{Metal} \right| \text{insulator} \left| \begin{array}{c} \text{Semiconductor} \\ x_0 \xrightarrow{\delta x} \end{array} \right| \quad \frac{1}{C_{\text{total}}} = \frac{1}{C_{\text{ox}}} + \frac{1}{C_{\text{se}}}$$

$$\text{Per unit area } \frac{1}{C} = \frac{x_0}{\epsilon_0 \epsilon_{\text{ox}}} + \frac{\delta x}{\epsilon_0 \epsilon_{\text{se}}}$$

Differentiate with respect to voltage.

$$-\frac{1}{C^2} \frac{dc}{dv} = \frac{1}{\epsilon_0 \epsilon_{\text{se}}} \frac{dx}{dv} \quad (1)$$

When the depth increases by  $\delta x$  the charge uncovered is  $qN\delta x$   
but for a simple capacitor  $\delta Q = C\delta V$

$$\text{Hence } C\delta V = qN\delta x$$

$$\therefore \frac{dx}{dv} = \frac{C}{qN}$$

$$\text{In equation (1)} \quad -\frac{1}{C^2} \frac{dc}{dv} = \frac{1}{\epsilon_0 \epsilon_{\text{se}}} \frac{C}{qN} \quad \therefore N = -\frac{C^3}{\epsilon_0 \epsilon_{\text{se}} q} \frac{dc}{dv}$$

A small signal is used to obtain the differential quantity  $\frac{dc}{dv}$  from the measured  $C-V$  curve. [cis capacitance per unit area of MIS]

\*

2004  
4B6 Q2 (continued)

Dfnt. 3.2004

$$c) C_{ox} = \frac{A\epsilon_0\epsilon_{ox}}{t_{ox}}$$

$$A\epsilon_0\epsilon_{ox} = 2 \times 10^{-8} \times 8.9 \times 10^{-12} \times 5$$

$$= 89 \times 10^{-20}$$

$$C_{se} = \frac{A\epsilon_0\epsilon_{se}}{w} \quad (2)$$

$$A\epsilon_0\epsilon_{se} = 2 \times 10^{-8} \times 8.9 \times 10^{-12} \times 12$$

$$= 214 \times 10^{-20}$$

The  $40\text{ pF}$  measurement at  $+3V$  corresponds to oxide only

$$\therefore t_{ox} = \frac{A\epsilon_0\epsilon_{ox}}{C_{ox}} = \frac{89 \times 10^{-20}}{40 \times 10^{-12}} = 2.23 \times 10^{-9} \text{ m}$$

For the two capacitors in series in the  $15\text{ pF}$  measured at  $-3V$

$$\frac{1}{C_{total}} = \frac{1}{C_{ox}} + \frac{1}{C_{sem}} \quad \therefore \frac{1}{C_{sem}} = \frac{1}{15 \times 10^{-12}} - \frac{1}{40 \times 10^{-12}} C_{sem}$$

$$\frac{1}{C_{sem}} = 4.2 \times 10^{10} \quad \therefore C_{sem} = 24 \times 10^{-12} \text{ F}$$

 $C_{sem}$ :

$$\text{From equation (2)} \quad W = \frac{A\epsilon_0\epsilon_{se}}{C_{se}} = \frac{214 \times 10^{-20}}{24 \times 10^{-12}}$$

$$= 8.9 \times 10^{-8} \text{ m}$$

In the depleted region.  $\epsilon_0\epsilon_{se} \frac{d^2V}{dx^2} = qN$  Poirier-Equation.

$$\therefore V = \frac{1}{2} qN \frac{W^2}{\epsilon_0\epsilon_{se}}$$

$$N = \frac{2\epsilon_0\epsilon_{se} V}{qW^2}$$

If the band gap of silicon is  $\sim 1V$   
take the band bending to be  
a maximum of  $\sim 0.8V$

$$N = \frac{2 \times 8.9 \times 10^{-12} \times 12 \times 0.8}{1.6 \times 10^{-19} \times (8.9 \times 10^{-8})^2}$$

$$\approx 1.3 \times 10^{23} \text{ m}^{-3}$$

2004 4B6 Q3



1pm 1.2.2004 \*

a) A metal oxide semiconductor with a gas permeable gate electrode such as palladium can be used as a gas sensor (Hydrogen in this case)

When  $H_2$  diffuses through the Pd the metal work function is changed.

This changes the threshold voltage of the MOS transistor and the shift in the  $I_D - V_{GS}$  characteristic


is the output of the sensor



b) A biosensor is a bioreceptor immobilized on a compatible transducer.

e.g. enzyme FET or ENFET  
glucose sensor

Glucose oxidase (GOD) promotes the reaction of glucose with oxygen to form hydrogen peroxide and gluconolactone. Gluconolactone hydrolyses with water to form gluconic acid. The FET acts as a pH sensor which detects the gluconic acid.



The pH change in the ligand which forms the gate of the FET results in a threshold change which is detected in the transistor.

c) The ISFET in Figure 3 senses and amplifies changes in the double layer potential due to changes in pH in the liquid.

By functionalizing the gate insulator organic or biological compounds of interest can be detected.

I Conventional silicon substrate, typically doped p-type  
 II doped source and drain regions of the transistor (n-type)  
III insulator  $\text{SiO}_2$  or  $\text{SiN}$  which has a thin region in the important part of the channel

IV ohmic contact to the silicon source and drain

V insulator to shield the bond wires and contacts from the electrolyte  
VI electrolyte which constitutes the gate of the transistor



The critical steps in the fabrication include (i) the formation of the gate insulator and possibly device layers on top of it, and (ii) sealing the other parts of the ISFET for the water based electrolyte

A and C are the source and drain connections.

D is the substrate connection which is typically connected to the source A is the Pt reference electrode and is usually biased positive to invert the channel under the gate dielectric and turn the transistor on at a suitable operating point

The detection is usually by monitoring the current as a function of time which reflects variations in the threshold (i.e. pH)


ISFETs are used with a  $\text{SiN}$  membrane for pH sensing but with other neutral or ion-exchanger membranes for sensing




2004 4B6 Q4.

Dfm 1.2.2004 \*

- a) (i) The polarization of a ferroelectric material is the alignment of the electric dipole (which can be accomplished by application of an external field)



- (ii) A macroscopic sample of ferroelectric material is typically not uniformly polarized but breaks up into domains of opposite polarization which corresponds to a lower energy state.



The application of a sufficiently strong external field aligns the domains.

A field effect transistor like non volatile memory device can be constructed with a ferroelectric material by putting a thin film under the gate electrode.

In the charge approach to readout  $\Delta Q = A \Delta P$

In the field .. ..  $E \propto P$

- b) In Figure 4



A is an n-type doped region in the p-type silicon substrate forms the source and drain regions of the access transistor and forms one electrode of the ferroelectric storage capacitor  
B is a diffusion barrier such as  $\text{Pt/Ti}$  to avoid the possibility of interaction between the silicon and the ferroelectric  
C is the ferroelectric layer

D is the top electrode of the capacitor

E is an insulator which also provides a hermetic seal.

2004 4B6 Q4 (continued)



Dfn 1.2.2004



Write

operatio:

$$V_{cc} + V_{TN}$$



Ferroelectric memory is becoming widespread for low power portable applications.

The technology issues include scaling down devices to improve memory density. Stacked capacitors geometries can be used and ferroelectrics with higher polarization are under development.

Reliability is an issue because of diffusing hydrogen (even at room temp.) at interface states between the ferroelectric layer and diffusion barrier layers have to be controlled.

Lower voltage operation is desired, which implies the use of thinner ferroelectric layers with the corresponding challenges of maintaining reliability and keeping leakage currents low.

In 2003 ferroelectric memory was available with a stacked geometry and 0.18 μm minimum linewidth technology

2004 4B6 Q5.

Dec 12 2004 \*


a) thin film transistors for liquid crystal display

TFT LCD

plan view

the liquid crystal is  
effectively a capacitor

this is driven by the output  
of the thin film transistors




the transistors effectively act  
as memory elements allowing  
xy addressing of large displays.

The transistors can be deposited on relatively inexpensive glass substrates.  
Even though the fabrication process requires a large number of steps the  
technology is widespread and cost effective because of the large investment  
in developing production plant technology.

(ii) Digital micromirror displays are made by fabricating tiltable  
mirrors on silicon substrates with relatively conventional integrated  
circuits providing the electrostatic voltage necessary to drive the mirrors.

The main application is in bright projection displays  
and the fast response makes them very suitable for moving images.  
At present the cost is relatively high, possibly because it is a relatively new technology.

(b) An x-y addressing  
scheme is used to control the  
individual mirrors. Tilting the  
mirror  $\pm 10^\circ$  from horizontal  
results in the illuminating light  
either being reflected along the optic  
axis onto the display screen  
or off the axis.



2004 4B6 Q5 (continued)

Dfn 1.2.2004 \*


The surface micro machining used to manufacture the micro mirror involves the deposition of a

sacrificial layer which is removed at the later step.

This may be a carbon based polymer which is removed using a plasma in oxygen. The process is a relatively small change from standard IC processing as the yield is high.


#### OUTLINE

#### SYSTEM



(c) Take the density of the mirror material to be  $2000 \text{ kg m}^{-3}$

$$\text{Mass of mirror } 16 \times 10^{-6} \times 16 \times 10^{-6} \times 1 \times 10^{-6} \times 2000 = 2 \times 2.56 \times 10^{-13} \text{ kg} \\ \approx 5 \times 10^{-13} \text{ kg}$$



Model the attractor as a capacitor  $16 \mu\text{m} \times 4 \mu\text{m}$  area with  $3 \mu\text{m}$  gap.

Take the available voltage as  $5 \text{ V}$  for the electrostatic attractor.

$$\text{Force} = \frac{1}{2} Q E = \frac{1}{2} C V \frac{V}{d} = \frac{1}{2} C \frac{V^2}{d} = \frac{1}{2} \text{Area} \epsilon_0 \frac{V^2}{d^2} \\ = \frac{1}{2} \times 16 \times 10^{-6} \times 4 \times 10^{-6} \times 8.9 \times 10^{-12} \times 5 \times 5 \times \frac{1}{3 \times 10^{-6} \times 3 \times 10^{-6}} \\ = 8 \times 10^{-10} \text{ N}$$

To make an order of magnitude estimate of the mechanical switching time, calculate the initial (linear) acceleration and find the time taken to close the  $3 \mu\text{m}$  gap.

$$\text{Acceleration} = \frac{\text{Force}}{\text{mass}} = \frac{8 \times 10^{-10}}{5 \times 10^{-13}} = 1.6 \times 10^3 \text{ m s}^{-2}$$

$$\text{Use } S = \frac{1}{2} a t^2 \quad \therefore \text{time } t = \sqrt{\frac{2S}{a}} = \sqrt{\frac{2 \times 3 \times 10^{-6}}{1.6 \times 10^3}} = 4 \times 10^{-9} \\ t \sim 6 \times 10^{-5} \text{ sec}$$

This is plenty fast enough for tv rate images at gray scale by time division.