ENGINEERING TRIPOS PART IIB

Tuesday 23 April 20139.30 to 11.00

Module 4B7

VLSI DESIGN, TECHNOLOGY AND CAD

Answer not more than three questions.

All questions carry the same number of marks.

The approximate percentage of marks allocated to each part of a question is indicated in the right margin.

STATIONERY REQUIREMENTS
Single-sided script paper

SPECIAL REQUIREMENTS
Engineering Data Book
CUED approved calculator allowed
Supplementary pages:
One extra copy of Fig. 1
(Question 1).
One extra copy of Fig. 2
(Question 2).

1 (a) Describe the use of copper metallisation and double polysilicon in VLSI technologies.
(b) Fig. 1 is a plan layout of a CMOS technology gate, where A is the 3 V power supply rail and $B$ is the ground line.
(i) Explain the logic function of the device and the functions of the connections C, D, E, F and G.
(ii) Identify on the answer sheet copy of Fig. 1 which transistors are ptype and which are n-type.
(iii) A major error has been made in the layout shown in Fig. 1. Identify and explain this error and, on the answer sheet copy of Fig. 1, redraw the layout to eliminate this error.
(iv) Estimate the approximate linewidth of the CMOS process.
(v) Sketch on the answer sheet copy of Fig. 1 a suitable location for an ntype well in the p-type silicon substrate. Label the regions which are implanted with n-type dopants, and explain the electrical function of the structure near the point $\mathrm{X}=19, \mathrm{Y}=6$ in Fig. 1.
(vi) Draw a cross-section through the transistor structures along the line $\mathrm{Y}=11$ from $\mathrm{X}=0$ to $\mathrm{X}=19$ and identify the various conducting layers and their electrical function in the device.


Fig. 1

2 (a) Give two main advantages and two disadvantages of the Silicon-OnInsulator (SOI) technology compared to bulk silicon technology.
(b) Describe schematically the process steps involved in producing Smart-Cut (Unibond) (SOI) wafers.
(c) The cross-section of a CMOS inverter cell made in a specialised Partial Silicon-On-Insulator technology is shown in Fig. 2.
(i) What are the main advantages and disadvantages of using this technology against the typical Silicon-On-Insulator technology?
(ii) Using the answer sheet copy of Fig. 2, draw the equivalent circuit responsible for the latch-up, showing specifically the transistor terminals, the parasitic resistors and the connections between them. Which of the parasitic transistors is more likely to trigger the latch-up, and why? Assume that the resistivity of the n-well is greater than that of the p-well.
(iii) State the static condition for the latch-up to occur as a function of the electrical parameters of the parasitic components.


Fig. 2

3 (a) What is the meaning of the term clock skew in the context of VLSI designs using CMOS technology, and from what sources does it originate? Briefly discuss the measures that must be taken by IC designers to minimise the effects of clock skew in digital designs.
(b) In a microcontroller circuit, a clock buffer distributes a single-phase clock signal to a remote part of the circuit by means of a bus consisting of uniform polysilicon interconnect. The length and width of the interconnect are 10 mm and $1 \mu \mathrm{~m}$ respectively; the sheet resistance of the polysilicon is $40 \Omega$ /square, and the capacitance per unit length is $2 \times 10^{-10} \mathrm{~F} \mathrm{~m}^{-1}$.

Estimate the delay incurred by the signal in propagating the length of the bus. Describe carefully how the delay would be affected if:
(i) the width of the interconnect were doubled;
(ii) a silicide manufacturing process were used, reducing the sheet resistance of polysilicon to $4 \Omega$ /square.
(c) Inverting buffers are available with delay properties shown graphically and algebraically in Fig. 3. Suggest a suitable amendment to the original polysilicon bus arrangement in (b) that will reduce the delay by at least a factor 2 , noting that a noninverted clock is required at the remote end of the bus.

Assume that the delay in each buffer depends only on the load capacitance it drives, and that all capacitances other than those due to interconnections can be ignored.

The following expression may be assumed for the propagation delay $T$ of a pulse transmitted along a resistive conductor of length $l$ :

$$
T=0.5 \mathrm{rcl}^{2}
$$

where $r$ is the resistance per unit length, and $c$ is the capacitance to substrate per unit length.


Fig. 3

4 A simple form of one-bit dynamic memory cell relying for its storage element on parasitic capacitance is shown in Fig. 4.
(a) Briefly describe how this circuit works for read and write operations. Discuss the origin of capacitances $C_{S}$ and $C_{B}$, and state how they affect the performance of the memory.
(b) A square array of cells based on the schematic in Fig. 4 is used as the basis of a memory chip operating from a 3 volt supply. Each cell occupies an area of the silicon wafer $2 \mu \mathrm{~m} \times 2 \mu \mathrm{~m}$. The capacitance $C_{S}$ is 20 fF , and each transistor has drainsubstrate capacitance of 5 fF . The metal interconnect used to form the bit line has specific capacitance per unit length of $0.5 \mathrm{fF} \mu \mathrm{m}^{-1}$.

In this design, the maximum practicable size of the array is limited by charge-sharing effects which attenuate the signal being read out from an individual cell. If the sense amplifier used to read out the data is able to discriminate a signal at its input of 10 mV , estimate the largest memory that can be constructed using this cell. State any assumptions made.
(c) Explain how a design based on a trench capacitor or a stacked-capacitor structure might be used to enhance the charge sharing performance.


Fig. 4
dmh05

5 (a) Describe the circuit structures used in CMOS technology to convey digital signals between input pads and the inputs of logic gates comprising small geometry devices. Discuss the precautions used to protect inputs from the effects of applying excessive voltages and static discharges, and to guard against latchup.
(b) A high voltage MOSFET fabricated in a $1 \mu \mathrm{~m}$ process has been estimated to have an average failure rate of $1 \times 10^{-3} / \mathrm{h}$ at an ambient temperature of $125^{\circ} \mathrm{C}$ in a high temperature reverse bias (HTRB) test with 400 V applied across the drain-source terminals.
(i) Describe briefly the general procedure for determining the activation energy, $E_{a}$, and the stress voltage coefficient, $a$.
(ii) Using the Arrhenius equation with temperature and voltage as stresses, estimate the average failure rate in the field of use where the ambient temperature is $40^{\circ} \mathrm{C}$ and the line voltage is 200 V . Assume that the activation energy $E_{a}=0.8 \mathrm{eV}$ and the stress voltage coefficient $a=0.03$.

## END OF PAPER

dmh05


■ーーー〕 Active area
Implant area

Additional copy of Fig． 1
（may be handed in with your script）


Additional copy of Fig. 2
(may be handed in with your script)
1.
2.
3.
4. (b) $500 \times 500$ bits approximately, or 250 kbits.
5. (b) 4.4 FIT

